{"id":"https://openalex.org/W3157128552","doi":"https://doi.org/10.1109/iscas51556.2021.9401107","title":"NMLib: A Nanomagnetic Logic Standard Cell Library","display_name":"NMLib: A Nanomagnetic Logic Standard Cell Library","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3157128552","doi":"https://doi.org/10.1109/iscas51556.2021.9401107","mag":"3157128552"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042106478","display_name":"Laysson Oliveira Luz","orcid":null},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Laysson Oliveira Luz","raw_affiliation_strings":["Science and Technology Institute, Federal University of Vi\u00e7osa, Florestal, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Science and Technology Institute, Federal University of Vi\u00e7osa, Florestal, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068177643","display_name":"Jos\u00e9 Augusto M. Nacif","orcid":"https://orcid.org/0000-0003-0703-5620"},"institutions":[{"id":"https://openalex.org/I146165071","display_name":"Universidade Federal de Vi\u00e7osa","ror":"https://ror.org/0409dgb37","country_code":"BR","type":"education","lineage":["https://openalex.org/I146165071"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose Augusto M. Nacif","raw_affiliation_strings":["Federal University of Vi\u00e7osa, Vicosa, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Vi\u00e7osa, Vicosa, Brazil","institution_ids":["https://openalex.org/I146165071"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016370549","display_name":"Ricardo Ferreira","orcid":"https://orcid.org/0000-0003-1802-7829"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo S. Ferreira","raw_affiliation_strings":["Department of Computer Science, Federal University of Minas Gerais, Belo Horizonte, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P. Vilela Neto","raw_affiliation_strings":["Federal University of Minas Gerais, Belo Horizonte, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Federal University of Minas Gerais, Belo Horizonte, Brazil","institution_ids":["https://openalex.org/I110200422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.2385,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.92775893,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7187769412994385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6694920659065247},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5915110111236572},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5744525790214539},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5654001832008362},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5646194815635681},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5544040203094482},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5479611158370972},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.501763105392456},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4402988851070404},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4310864210128784},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4170020520687103},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4128965139389038},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29018664360046387},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2861487865447998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22637301683425903},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10859021544456482},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08208316564559937}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7187769412994385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6694920659065247},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5915110111236572},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5744525790214539},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5654001832008362},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5646194815635681},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5544040203094482},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5479611158370972},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.501763105392456},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4402988851070404},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4310864210128784},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4170020520687103},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4128965139389038},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29018664360046387},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2861487865447998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22637301683425903},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10859021544456482},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08208316564559937},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1259935645","https://openalex.org/W1989771763","https://openalex.org/W1994910407","https://openalex.org/W2025858505","https://openalex.org/W2028294129","https://openalex.org/W2049176002","https://openalex.org/W2123202637","https://openalex.org/W2219196550","https://openalex.org/W2507606486","https://openalex.org/W2614889859","https://openalex.org/W2736016790","https://openalex.org/W2802755572","https://openalex.org/W2820058288","https://openalex.org/W2884203632","https://openalex.org/W2940645969","https://openalex.org/W2977688939","https://openalex.org/W3113216281","https://openalex.org/W4247627689","https://openalex.org/W6656887319"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W3211857759","https://openalex.org/W2066616140","https://openalex.org/W2135308224","https://openalex.org/W2045408571","https://openalex.org/W2337636225","https://openalex.org/W1596716095","https://openalex.org/W2623440917","https://openalex.org/W2093878375","https://openalex.org/W1527254652"],"abstract_inverted_index":{"The":[0,29],"Nanomagnetic":[1],"Logic":[2],"(NML)":[3],"is":[4,39,50,76,123],"a":[5,133,136],"promising":[6],"new":[7,56],"technology":[8,19],"that":[9],"can":[10],"build":[11],"low-power":[12],"devices":[13],"at":[14],"room":[15,53],"temperature.":[16],"Furthermore,":[17],"this":[18,60,72,81],"allows":[20],"mixing":[21],"logic":[22,115],"and":[23,37,90,117,135],"memory":[24],"on":[25],"the":[26,66,88,103,111,126],"same":[27,127],"device.":[28],"creation":[30],"of":[31,52,62,69],"Electronic":[32],"Design":[33],"Automation":[34],"(EDA)":[35],"tools":[36],"flows":[38],"an":[40,77,97],"essential":[41],"step":[42,79],"towards":[43],"developing":[44],"NML":[45,98,112],"for":[46,54,59,102],"integrated":[47],"designs.":[48],"There":[49],"plenty":[51],"creating":[55],"EDA":[57],"methodologies":[58],"kind":[61],"emerging":[63],"nanotechnologies":[64],"since":[65,83,120],"scarce":[67],"number":[68],"works":[70],"in":[71,80],"field.":[73],"Standard":[74],"cells":[75,116],"important":[78],"context":[82],"they":[84],"strongly":[85],"relate":[86],"to":[87,109,144],"routing":[89],"placement":[91],"algorithms.":[92],"This":[93],"work":[94],"presents":[95],"NMLib,":[96],"cell":[99],"library":[100],"developed":[101,124],"NMLSim":[104],"2.0":[105],"simulator.":[106],"In":[107],"contrast":[108],"CMOS,":[110],"features":[113],"require":[114],"interconnection":[118],"cells,":[119],"all":[121],"circuit":[122,140],"using":[125,142],"building":[128],"block.":[129],"Moreover,":[130],"we":[131],"present":[132],"full-adder,":[134],"ripple":[137],"carry":[138],"adder":[139],"designs":[141],"NMLib":[143,146],"demonstrate":[145],"feasibility.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}