{"id":"https://openalex.org/W3159093046","doi":"https://doi.org/10.1109/iscas51556.2021.9401099","title":"67.5-fJ Per Access 1-kb SRAM Using 40-nm Logic CMOS Process","display_name":"67.5-fJ Per Access 1-kb SRAM Using 40-nm Logic CMOS Process","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3159093046","doi":"https://doi.org/10.1109/iscas51556.2021.9401099","mag":"3159093046"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","Inst. of Undersea Tech., National Sun Yat-Sen Univ., Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]},{"raw_affiliation_string":"Inst. of Undersea Tech., National Sun Yat-Sen Univ., Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043140372","display_name":"Chien-Ping Kuo","orcid":"https://orcid.org/0000-0002-1406-0018"},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Ping Kuo","raw_affiliation_strings":["Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I142974352"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077220045"],"corresponding_institution_ids":["https://openalex.org/I142974352"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.66101336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8687628507614136},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8443650007247925},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8413822650909424},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6627005338668823},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5368163585662842},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5190404057502747},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47747373580932617},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.44779348373413086},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4462265074253082},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.439128577709198},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.428028404712677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4239307641983032},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.4136168658733368},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40755653381347656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.359894335269928},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2601810693740845},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1803736686706543}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8687628507614136},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8443650007247925},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8413822650909424},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6627005338668823},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5368163585662842},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5190404057502747},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47747373580932617},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.44779348373413086},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4462265074253082},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.439128577709198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.428028404712677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4239307641983032},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.4136168658733368},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40755653381347656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.359894335269928},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2601810693740845},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1803736686706543},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401099","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401099","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2033677635","https://openalex.org/W2034162494","https://openalex.org/W2043264894","https://openalex.org/W2044007091","https://openalex.org/W2066269170","https://openalex.org/W2086651097","https://openalex.org/W2144289736","https://openalex.org/W2148604743","https://openalex.org/W2149231820","https://openalex.org/W2164967515","https://openalex.org/W2951246649","https://openalex.org/W2967155050","https://openalex.org/W4246517668","https://openalex.org/W6658973214","https://openalex.org/W6661513403"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2105137062","https://openalex.org/W1993818216"],"abstract_inverted_index":{"A":[0],"very":[1],"low":[2,147],"energy":[3],"-consuming":[4],"SRAM":[5,30,152],"design":[6,153],"based":[7,154],"on":[8,155],"single-ended":[9,25],"cells":[10,106,158],"is":[11,32,49,58,69,94,111,116,129,165],"demonstrated":[12],"in":[13],"this":[14],"work.":[15],"To":[16],"resolve":[17],"poor":[18],"SNM":[19],"(static":[20],"noise":[21,53],"margin)":[22],"of":[23,104,127],"prior":[24],"memory":[26],"cells,":[27],"the":[28,46,55,77,101,118,125,146,156],"porposed":[29],"cell":[31,47],"equipped":[33],"with":[34,159],"a":[35,39,62,88,119,150],"pull-up":[36],"PMOS":[37],"and":[38,80,140,175,183],"high-Vthn":[40],"NMOS":[41],"foot":[42],"switch":[43],"such":[44,107],"that":[45,108,117],"state":[48,126],"not":[50,86],"bothered":[51],"by":[52],"when":[54],"suppy":[56],"voltage":[57,89,121],"getting":[59],"lowered.":[60],"Moreover,":[61],"PFOS":[63],"(Positive":[64],"Feedback":[65],"Op-Amp":[66],"Sensing)":[67],"circuit":[68,93,164],"added":[70,95],"between":[71],"bitlines":[72],"(BL,":[73],"BL)":[74],"to":[75,96,99,123,131,144,179],"reduce":[76,100],"read":[78],"delay":[79],"generate":[81],"full-swing":[82],"output.":[83],"Last":[84],"but":[85],"least,":[87],"mode":[90],"select":[91],"(VMS)":[92],"each":[97],"column":[98],"static":[102],"power":[103,110,148],"unselected":[105,133],"idle":[109],"drastically":[112],"reduced.":[113],"The":[114,172],"reason":[115],"lower":[120],"able":[122],"keep":[124],"bits":[128],"applied":[130],"those":[132],"cells.":[134],"Not":[135],"only":[136],"are":[137,177],"detailed":[138],"description":[139],"all-PVT-corner":[141],"simulations":[142],"provided":[143],"predict":[145],"performance,":[149],"1-kb":[151],"proposed":[157],"BIST":[160],"(build-in":[161],"self":[162],"test)":[163],"realized":[166],"using":[167],"typical":[168],"40-nm":[169],"CMOS":[170],"technology.":[171],"worst":[173],"energy/access":[174],"energy/bit":[176],"found":[178],"be":[180],"67.5":[181],"fJ,":[182,185],"2.1":[184],"respectively.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}