{"id":"https://openalex.org/W3158947002","doi":"https://doi.org/10.1109/iscas51556.2021.9401098","title":"Routing-Aware Standard Cell Placement Algorithm Applying Boolean Satisfiability","display_name":"Routing-Aware Standard Cell Placement Algorithm Applying Boolean Satisfiability","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158947002","doi":"https://doi.org/10.1109/iscas51556.2021.9401098","mag":"3158947002"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076615981","display_name":"Ckristian Duran","orcid":"https://orcid.org/0000-0003-3746-8320"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Ckristian Duran","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070510631","display_name":"Elkim Roa","orcid":"https://orcid.org/0000-0003-0290-7493"},"institutions":[{"id":"https://openalex.org/I115684694","display_name":"Industrial University of Santander","ror":"https://ror.org/00xc1d948","country_code":"CO","type":"education","lineage":["https://openalex.org/I115684694"]}],"countries":["CO"],"is_corresponding":false,"raw_author_name":"Elkim Roa","raw_affiliation_strings":["Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Systems Research Group - OnChip, Universidad Industrial de Santander, Bucaramanga, Colombia","institution_ids":["https://openalex.org/I115684694"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115684694"],"apc_list":null,"apc_paid":null,"fwci":0.1017,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4129952,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8615900874137878},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7411862015724182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278925180435181},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6800078749656677},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5794366598129272},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.515191912651062},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4779917597770691},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.43340083956718445},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4252711832523346},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41334325075149536},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23298895359039307},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.16560271382331848},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.125929594039917}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8615900874137878},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7411862015724182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278925180435181},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6800078749656677},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5794366598129272},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.515191912651062},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4779917597770691},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.43340083956718445},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4252711832523346},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41334325075149536},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23298895359039307},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.16560271382331848},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.125929594039917},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401098","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401098","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1575855622","https://openalex.org/W1988639050","https://openalex.org/W2009815534","https://openalex.org/W2041242877","https://openalex.org/W2043780523","https://openalex.org/W2050045330","https://openalex.org/W2063553865","https://openalex.org/W2110410453","https://openalex.org/W2115861171","https://openalex.org/W2124095578","https://openalex.org/W2153981889","https://openalex.org/W2164179007","https://openalex.org/W2167952097","https://openalex.org/W2169652762","https://openalex.org/W2223094528","https://openalex.org/W2570583286","https://openalex.org/W2944442872","https://openalex.org/W4230970194","https://openalex.org/W4243401029","https://openalex.org/W4248765946","https://openalex.org/W4250738681"],"related_works":["https://openalex.org/W1987487129","https://openalex.org/W2164654367","https://openalex.org/W4242912623","https://openalex.org/W2142651762","https://openalex.org/W2503825388","https://openalex.org/W2148021977","https://openalex.org/W4386859294","https://openalex.org/W2105062779","https://openalex.org/W2306516855","https://openalex.org/W3197841175"],"abstract_inverted_index":{"Automatic":[0],"standard":[1,14,83],"cell":[2,84],"layout":[3],"generation":[4,85],"employs":[5],"algorithms":[6,17],"for":[7,42],"transistor":[8,15],"folding,":[9],"placing,":[10],"and":[11,26,45],"routing.":[12],"Reported":[13],"placement":[16,37],"neglect":[18],"to":[19,29,54,66,71],"consider,":[20],"in":[21,59,79,110],"advance,":[22],"the":[23,27,56,60,103],"full":[24,81],"netlist":[25],"routing":[28,44,68,109],"generate":[30],"clean":[31],"layouts.":[32],"Here,":[33],"we":[34],"introduce":[35],"a":[36,80,88],"algorithm":[38,47,50,76],"with":[39],"an":[40],"optimization":[41,63],"complete":[43],"pre-layout":[46],"awareness.":[48],"The":[49,74],"applies":[51],"pseudo-boolean":[52],"satisfiability":[53],"determine":[55],"minimum-width":[57],"transistors":[58],"cell.":[61],"Placement":[62],"provides":[64],"route-awareness":[65],"circumvent":[67],"congestion":[69],"according":[70],"pins":[72],"location.":[73],"proposed":[75],"is":[77],"implemented":[78],"automatic":[82],"procedure,":[86],"fulfilling":[87],"commercial":[89],"180nm":[90],"technology":[91],"node":[92],"design":[93],"rules.":[94],"Final":[95],"generated":[96],"layouts":[97],"are":[98],"30%":[99],"more":[100],"routable":[101],"than":[102],"base":[104],"SAT":[105],"formulations,":[106],"enabling":[107],"100%":[108],"complex":[111],"cells.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}