{"id":"https://openalex.org/W3158723058","doi":"https://doi.org/10.1109/iscas51556.2021.9401092","title":"Smart-Redundancy: An Alternative SEU/SET Mitigation Method for FPGAs","display_name":"Smart-Redundancy: An Alternative SEU/SET Mitigation Method for FPGAs","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158723058","doi":"https://doi.org/10.1109/iscas51556.2021.9401092","mag":"3158723058"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046240202","display_name":"Aur\u00e9lien Alacchi","orcid":"https://orcid.org/0000-0002-4486-413X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aurelien Alacchi","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055536889","display_name":"Edouard Giacomin","orcid":"https://orcid.org/0000-0002-5415-1870"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edouard Giacomin","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems (LNIS), University of Utah, U.S.A","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7939996123313904},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7908090353012085},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7323864698410034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6724585890769958},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6486024260520935},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6384490132331848},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6342358589172363},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5997424721717834},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.45164793729782104},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4178030788898468},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.345725417137146},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2230190932750702},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.12256455421447754},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09684857726097107},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0857076346874237}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7939996123313904},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7908090353012085},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7323864698410034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6724585890769958},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6486024260520935},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6384490132331848},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6342358589172363},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5997424721717834},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.45164793729782104},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4178030788898468},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.345725417137146},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2230190932750702},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.12256455421447754},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09684857726097107},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0857076346874237},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1982757128","https://openalex.org/W1991967412","https://openalex.org/W2041252144","https://openalex.org/W2048751700","https://openalex.org/W2111607338","https://openalex.org/W2150025103","https://openalex.org/W2547958591","https://openalex.org/W2559957313","https://openalex.org/W3047786962","https://openalex.org/W3142488006"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2133965417","https://openalex.org/W1922599229"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"reconfigurability":[5],"is":[6,87],"a":[7,38,64,115,122],"key":[8],"asset":[9],"for":[10,19],"many":[11],"critical":[12],"applications.":[13],"State-":[14],"of-the-art":[15],"Radiation-Hardening":[16],"(Rad-Hard)":[17],"methods":[18,36],"FPGAs":[20],"consist":[21],"of":[22,41,71,106,117],"triplicating":[23],"the":[24,27,69],"logic,":[25],"reinforcing":[26],"memories,":[28],"and":[29,46,76,101],"bitstream":[30],"scrubbing":[31],"with":[32],"partial":[33],"reconfiguration.":[34],"These":[35],"involve":[37],"3\u00d7":[39],"reduction":[40],"Maximal":[42],"Design":[43],"Capacity":[44],"(MDC)":[45],"an":[47,60,102],"average":[48,103],"Time-In-Error":[49],"(TIE)":[50],"proportional":[51],"to":[52,80,92,111],"design":[53],"sizes.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"propose":[59],"alternative:":[61],"Smart-Redundancy":[62],"(SR),":[63],"new":[65],"method":[66],"based":[67],"on":[68],"detection":[70],"possible":[72],"events":[73],"via":[74],"process":[75],"hardware":[77],"modifications.":[78],"Thanks":[79],"integrated":[81],"particle":[82],"sensors,":[83],"only":[84],"dual":[85],"redundancy":[86],"required.":[88],"Results":[89],"show":[90],"up":[91],"33.33%":[93],"improvement":[94],"in":[95,119],"MDC":[96],"over":[97],"actual":[98],"Rad-Hard":[99],"methods,":[100],"TIE":[104],"decrease":[105],"at":[107,114],"least":[108],"10,000\u00d7":[109],"compared":[110],"bitstream's":[112],"scrubbing,":[113],"cost":[116],"41.08%":[118],"area":[120],"using":[121],"commercial":[123],"40nm":[124],"technology":[125],"node.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}