{"id":"https://openalex.org/W3158047811","doi":"https://doi.org/10.1109/iscas51556.2021.9401089","title":"A Partially Binarized and Fixed Neural Network Based Calibrator for SAR-Pipelined ADCs Achieving 95.0-dB SFDR","display_name":"A Partially Binarized and Fixed Neural Network Based Calibrator for SAR-Pipelined ADCs Achieving 95.0-dB SFDR","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158047811","doi":"https://doi.org/10.1109/iscas51556.2021.9401089","mag":"3158047811"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100337221","display_name":"Min Chen","orcid":"https://orcid.org/0000-0002-3122-6788"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Min Chen","raw_affiliation_strings":["State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073927340","display_name":"Yutong Zhao","orcid":"https://orcid.org/0000-0001-9766-0459"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yutong Zhao","raw_affiliation_strings":["State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021990738","display_name":"Nuo Xu","orcid":"https://orcid.org/0000-0003-1224-7345"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nuo Xu","raw_affiliation_strings":["State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State-key Laboratory of ASIC and System School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100337221"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.8461,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.69099806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8917301893234253},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7643659114837646},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.7525723576545715},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6680318713188171},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5823804140090942},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5609961748123169},{"id":"https://openalex.org/keywords/backpropagation","display_name":"Backpropagation","score":0.4365336000919342},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.43381327390670776},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3167140483856201},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26869118213653564},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25183916091918945},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14737257361412048},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.12174016237258911},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09516152739524841},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.08441707491874695}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8917301893234253},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7643659114837646},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.7525723576545715},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6680318713188171},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5823804140090942},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5609961748123169},{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.4365336000919342},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.43381327390670776},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3167140483856201},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26869118213653564},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25183916091918945},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14737257361412048},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.12174016237258911},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09516152739524841},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.08441707491874695},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2078171434","https://openalex.org/W2112316956","https://openalex.org/W2171146006","https://openalex.org/W2561208378","https://openalex.org/W2749655596","https://openalex.org/W2795846192","https://openalex.org/W2800955593","https://openalex.org/W2921628406","https://openalex.org/W2986095991"],"related_works":["https://openalex.org/W4206356469","https://openalex.org/W2759515872","https://openalex.org/W2783221760","https://openalex.org/W2904640696","https://openalex.org/W2511822798","https://openalex.org/W2341231357","https://openalex.org/W2942561789","https://openalex.org/W2054018984","https://openalex.org/W2542593952","https://openalex.org/W1997284295"],"abstract_inverted_index":{"Recently,":[0],"the":[1,9,23,28,34,55,58,62,74,83,101,109,125,128,152],"neural":[2,30,50],"network":[3,31,51],"has":[4],"been":[5],"applied":[6],"to":[7,53,99],"calibrate":[8],"successive-approximation-register":[10],"and":[11,48,117,130],"pipelined":[12],"analog-to-digital":[13],"converters":[14],"(SAR-Pipelined":[15],"ADCs),":[16],"which":[17],"requires":[18],"no":[19],"prior":[20],"knowledge.":[21],"However,":[22],"large":[24],"hardware":[25,56,84,153],"area":[26,68,154],"of":[27,36,114,120],"full-precision":[29],"(FPNN)":[32],"limits":[33],"promotion":[35],"this":[37],"method.":[38],"This":[39],"paper":[40],"proposes":[41],"an":[42,112,118],"optimization":[43],"scheme":[44],"called":[45],"partially":[46],"binarized":[47],"fixed":[49,75],"(PBFNN)":[52],"simplify":[54],"through":[57],"following":[59],"mechanisms.":[60],"First,":[61],"multipliers":[63],"that":[64,108,151],"occupy":[65],"a":[66,144],"considerable":[67],"are":[69,132],"optimized":[70,156],"by":[71,157],"binarization.":[72],"Second,":[73],"layer":[76],"does":[77],"not":[78],"require":[79],"training,":[80],"hence":[81],"saving":[82],"for":[85],"backpropagation.":[86],"A":[87],"14-bit":[88],"60":[89],"MS/s":[90],"ADC":[91,110],"prototyped":[92],"in":[93,139],"28-nm":[94,145],"CMOS":[95],"process":[96],"is":[97,155],"used":[98],"verify":[100],"PBFNN-based":[102],"calibration.":[103],"The":[104,147],"measurement":[105],"results":[106],"show":[107],"achieves":[111],"SFDR":[113,129],"95.0":[115],"dB":[116],"ENOB":[119,131],"10.6":[121],"bit.":[122],"Compared":[123],"with":[124,143],"previous":[126],"scheme,":[127],"lossless.":[133],"We":[134],"also":[135],"synthesize":[136],"both":[137],"schemes":[138],"Synopsys":[140],"Design":[141],"Compiler":[142],"library.":[146],"synthesis":[148],"result":[149],"indicates":[150],"71.95%.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}