{"id":"https://openalex.org/W3158728252","doi":"https://doi.org/10.1109/iscas51556.2021.9401063","title":"Low-Latency Architecture for the Parallel Extended GCD Algorithm of Large Numbers","display_name":"Low-Latency Architecture for the Parallel Extended GCD Algorithm of Large Numbers","publication_year":2021,"publication_date":"2021-04-27","ids":{"openalex":"https://openalex.org/W3158728252","doi":"https://doi.org/10.1109/iscas51556.2021.9401063","mag":"3158728252"},"language":"en","primary_location":{"id":"doi:10.1109/iscas51556.2021.9401063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090345723","display_name":"Danyang Zhu","orcid":"https://orcid.org/0000-0001-9213-5399"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Danyang Zhu","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046054983","display_name":"Jing Tian","orcid":"https://orcid.org/0000-0003-2402-523X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Tian","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100696999","display_name":"Zhongfeng Wang","orcid":"https://orcid.org/0000-0002-7227-4786"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090345723"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":1.1514,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75812559,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/greatest-common-divisor","display_name":"Greatest common divisor","score":0.756769061088562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6903579235076904},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.654024064540863},{"id":"https://openalex.org/keywords/least-common-multiple","display_name":"Least common multiple","score":0.5427461266517639},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5393891334533691},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5364322066307068},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5098513960838318},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4781973361968994},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3246212601661682},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2881123423576355},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.22206589579582214},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1869221329689026},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14457091689109802}],"concepts":[{"id":"https://openalex.org/C125257309","wikidata":"https://www.wikidata.org/wiki/Q131752","display_name":"Greatest common divisor","level":2,"score":0.756769061088562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6903579235076904},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.654024064540863},{"id":"https://openalex.org/C102607178","wikidata":"https://www.wikidata.org/wiki/Q102761","display_name":"Least common multiple","level":2,"score":0.5427461266517639},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5393891334533691},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5364322066307068},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5098513960838318},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4781973361968994},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3246212601661682},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2881123423576355},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.22206589579582214},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1869221329689026},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14457091689109802},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas51556.2021.9401063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas51556.2021.9401063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1660229075","https://openalex.org/W1981494359","https://openalex.org/W2014355030","https://openalex.org/W2034202310","https://openalex.org/W2040055854","https://openalex.org/W2096556757","https://openalex.org/W2117364266","https://openalex.org/W2153388668","https://openalex.org/W2158039331","https://openalex.org/W2885172320","https://openalex.org/W2888974282","https://openalex.org/W2899466157","https://openalex.org/W4253984331","https://openalex.org/W4297695779","https://openalex.org/W6677475679","https://openalex.org/W6754179441","https://openalex.org/W6755910214"],"related_works":["https://openalex.org/W2187589745","https://openalex.org/W2328638313","https://openalex.org/W3106272134","https://openalex.org/W2492714232","https://openalex.org/W2093068975","https://openalex.org/W1988296981","https://openalex.org/W2575594664","https://openalex.org/W4248857001","https://openalex.org/W3094356110","https://openalex.org/W4361022747"],"abstract_inverted_index":{"The":[0,180],"extended":[1,45,78,111,127,149,186],"Greatest":[2],"Common":[3],"Divisor":[4],"(GCD)":[5],"is":[6,48,73,81,86,130,144,154,166],"an":[7],"extension":[8],"of":[9,19,54,92,113],"the":[10,17,26,43,51,55,62,67,77,110,147,152,164,174,184,194],"GCD":[11,18,46,112,128,187],"operation,":[12],"which":[13,80],"computes":[14],"not":[15],"only":[16],"integers":[20,31],"a":[21,105,125,141],"and":[22,33,59,121,133,160,171],"b":[23],"but":[24],"also":[25],"Bezout's":[27],"coefficients":[28],"that":[29,36,189],"are":[30],"x":[32],"y":[34],"such":[35],"ax":[37],"+":[38],"by":[39,116],"=3D":[40],"GCD(a,b).":[41],"Recently,":[42],"large-number":[44],"algorithm":[47,129],"used":[49],"in":[50,84,138],"core":[52],"function":[53],"next-generation":[56],"blockchain":[57],"systems":[58],"served":[60],"as":[61],"most":[63],"time-consuming":[64],"operation.":[65],"Considering":[66],"efficiency,":[68],"speeding":[69],"up":[70],"this":[71,101],"operation":[72],"urgently":[74],"desired.":[75],"However,":[76],"GCD,":[79,150],"rarely":[82],"explored":[83],"literature,":[85],"extremely":[87],"hard":[88],"to":[89,135],"parallelize":[90],"because":[91],"long":[93],"serial":[94],"operations":[95],"with":[96],"strong":[97],"data":[98],"dependency.":[99],"In":[100],"paper,":[102],"we":[103],"propose":[104],"low-":[106],"latency":[107,159],"architecture":[108,143,165],"for":[109,146,183],"large":[114],"numbers":[115],"utilizing":[117],"many":[118],"algorithmic":[119],"transformations":[120],"architectural":[122],"optimizations.":[123],"Firstly,":[124],"parallel":[126],"well":[131,155],"studied":[132],"modified":[134],"be":[136],"practical":[137],"hardware.":[139],"Secondly,":[140],"high-parallel":[142],"designed":[145],"selected":[148],"where":[151],"trade-off":[153],"evaluated":[156],"between":[157],"computation":[158],"power":[161],"consumption.":[162],"Finally,":[163],"coded":[167],"using":[168],"Verilog":[169],"language":[170],"synthesized":[172],"under":[173],"TSMC":[175],"28-":[176],"nm":[177],"CMOS":[178],"technology.":[179],"experimental":[181],"results":[182],"1024-bit":[185],"show":[188],"our":[190],"design":[191],"significantly":[192],"outperforms":[193],"prior":[195],"arts.":[196]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}