{"id":"https://openalex.org/W4313128371","doi":"https://doi.org/10.1109/iscas48785.2022.9938017","title":"Editable asynchronous control logic for SAR ADCs","display_name":"Editable asynchronous control logic for SAR ADCs","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313128371","doi":"https://doi.org/10.1109/iscas48785.2022.9938017"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9938017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9938017","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056355574","display_name":"Tian Lan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tian Lan","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058743869","display_name":"Fei Xia","orcid":"https://orcid.org/0000-0002-3426-8406"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Fei Xia","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058902695","display_name":"Gang Mao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gang Mao","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101773931","display_name":"Shengqi Yu","orcid":"https://orcid.org/0000-0001-8059-5793"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shengqi Yu","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077777787","display_name":"Rishad Shafik","orcid":"https://orcid.org/0000-0001-5444-537X"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rishad Shafik","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I4210153877","display_name":"Microsystems (United Kingdom)","ror":"https://ror.org/04pvywd96","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210153877"]},{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Newcastle University,Microsystems Research Group,Newcastle upon Tyne,UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]},{"raw_affiliation_string":"Microsystems Research Group, Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186","https://openalex.org/I4210153877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6388,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65786711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"2645","last_page":"2649"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7978329062461853},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7970316410064697},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6927022933959961},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.6175761222839355},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5318871140480042},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5230870246887207},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5190854072570801},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.466464638710022},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4433754086494446},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4422062039375305},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.43042251467704773},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4095793664455414},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.34006237983703613},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.25617745518684387},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21911239624023438},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21446463465690613},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19180959463119507},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15173569321632385},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13698959350585938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12632182240486145},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.09249001741409302},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08399415016174316}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7978329062461853},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7970316410064697},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6927022933959961},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.6175761222839355},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5318871140480042},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5230870246887207},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5190854072570801},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.466464638710022},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4433754086494446},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4422062039375305},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.43042251467704773},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4095793664455414},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.34006237983703613},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.25617745518684387},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21911239624023438},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21446463465690613},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19180959463119507},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15173569321632385},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13698959350585938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12632182240486145},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.09249001741409302},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08399415016174316},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9938017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9938017","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G278903727","display_name":null,"funder_award_id":"EP/K012908/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6143952702","display_name":null,"funder_award_id":"EP/L025507/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G732396245","display_name":null,"funder_award_id":"EP/N023641/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1483902580","https://openalex.org/W1544947968","https://openalex.org/W2036696879","https://openalex.org/W2053451635","https://openalex.org/W2101004723","https://openalex.org/W2104359526","https://openalex.org/W2119366148","https://openalex.org/W2130434989","https://openalex.org/W2154979280","https://openalex.org/W2164251692","https://openalex.org/W2476396910","https://openalex.org/W2911674856","https://openalex.org/W2926260636","https://openalex.org/W2942384104","https://openalex.org/W2980236117","https://openalex.org/W2987455599","https://openalex.org/W3090632222","https://openalex.org/W6659449108","https://openalex.org/W6770088134"],"related_works":["https://openalex.org/W2948898796","https://openalex.org/W2115523094","https://openalex.org/W2124260068","https://openalex.org/W2906373115","https://openalex.org/W68459980","https://openalex.org/W2744979315","https://openalex.org/W1984298705","https://openalex.org/W1991539879","https://openalex.org/W2165341302","https://openalex.org/W4247130854"],"abstract_inverted_index":{"This":[0,19,91],"paper":[1],"presents":[2],"a":[3,95],"novel":[4],"design":[5,99],"method":[6,43],"for":[7,28,101],"asynchronous":[8,46,67,98],"control":[9,26,60,68,89],"logic":[10,27,69],"targeting":[11],"successive":[12],"approximation":[13],"register":[14],"(SAR)":[15],"analog-to-digital":[16],"converters":[17],"(ADCs).":[18],"work":[20,92],"is":[21,106],"based":[22,86],"on":[23,57,87],"modeling":[24],"the":[25,41,50,61,65,74],"SAR":[29,102],"ADCs":[30,82],"using":[31],"signal":[32],"transition":[33],"graphs":[34],"(STGs).":[35],"Different":[36],"from":[37],"conventional":[38],"synchronous":[39],"controllers,":[40],"proposed":[42,66],"results":[44,93],"in":[45,94],"controllers":[47],"driven":[48],"by":[49],"causality":[51],"of":[52,83,112],"signals":[53],"rather":[54],"than":[55],"relying":[56],"clocks":[58],"to":[59,80,108],"conversion":[62],"process.":[63],"Moreover,":[64],"can":[70],"be":[71],"modularized":[72],"through":[73],"handshake":[75],"protocol,":[76],"making":[77],"it":[78],"possible":[79],"build":[81],"arbitrary":[84],"precision":[85],"single-bit":[88],"units.":[90],"formal,":[96],"model-based":[97],"flow":[100],"ADC":[103],"control,":[104],"which":[105],"shown":[107],"produce":[109],"resulting":[110],"circuits":[111],"similar":[113],"speeds":[114],"but":[115],"great":[116],"power":[117],"efficiency":[118],"improvements.":[119]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}