{"id":"https://openalex.org/W4313012356","doi":"https://doi.org/10.1109/iscas48785.2022.9937955","title":"Maximising Parallel Memory Access for Low Latency FPGA Designs","display_name":"Maximising Parallel Memory Access for Low Latency FPGA Designs","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313012356","doi":"https://doi.org/10.1109/iscas48785.2022.9937955"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937955","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089906338","display_name":"Stewart Denholm","orcid":"https://orcid.org/0009-0006-0184-5250"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Stewart Denholm","raw_affiliation_strings":["Imperial College London,Department of Computing,UK","Department of Computing, Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College London,Department of Computing,UK","Department of Computing, Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London,Department of Computing,UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing, Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089906338"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.7771,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67491749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1477","last_page":"1481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7972736358642578},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7117822170257568},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6949014663696289},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5713163614273071},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5415452122688293},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.4660426676273346},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.42426779866218567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32376211881637573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23093536496162415},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15893521904945374}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7972736358642578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7117822170257568},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6949014663696289},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5713163614273071},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5415452122688293},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.4660426676273346},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.42426779866218567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32376211881637573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23093536496162415},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15893521904945374},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937955","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/96432","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/96432","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4587427570","display_name":null,"funder_award_id":"EP/S030069/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7493804148","display_name":null,"funder_award_id":"EP/N031768/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G774180880","display_name":null,"funder_award_id":"EP/P010040/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1578616145","https://openalex.org/W1841592590","https://openalex.org/W2064212855","https://openalex.org/W2124386111","https://openalex.org/W2130097981","https://openalex.org/W2162897478","https://openalex.org/W2165875079","https://openalex.org/W2170596978","https://openalex.org/W2216976420","https://openalex.org/W2219260334","https://openalex.org/W2593971914","https://openalex.org/W2732578738","https://openalex.org/W2948244774","https://openalex.org/W2951163580","https://openalex.org/W3034855459","https://openalex.org/W3035232708","https://openalex.org/W3043116807","https://openalex.org/W6630005587","https://openalex.org/W6638783484"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2012045996","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"abstract_inverted_index":{"Memory-based":[0],"computing":[1],"stores":[2],"pre-computed":[3],"function":[4,107],"results":[5],"in":[6],"memory":[7,66],"to":[8,20,37,41],"be":[9],"read":[10],"at":[11,109],"runtime.":[12],"FPGAs":[13],"group":[14],"together":[15],"multiple":[16],"block":[17],"memories":[18],"(BRAMs)":[19],"form":[21],"this":[22],"memory,":[23],"all":[24],"accessed":[25],"as":[26],"a":[27,33,64],"single":[28],"monolithic":[29],"device.":[30],"We":[31,84],"introduce":[32],"novel":[34],"ring-based":[35],"architecture":[36],"leverage":[38],"parallel":[39,61,106],"accesses":[40],"these":[42],"constituent":[43],"BRAMs,":[44],"benefiting":[45],"low":[46],"latency":[47,79,113],"applications":[48],"that":[49],"rely":[50],"on:":[51],"highly-complex":[52],"functions;":[53],"numerical":[54],"precision":[55],"via":[56],"iterative":[57],"computation;":[58],"or":[59],"many":[60],"data-paths":[62],"accessing":[63],"shared":[65],"resource.":[67],"The":[68],"implemented":[69],"function\u2019s":[70],"performance":[71],"is":[72],"independent":[73],"of":[74],"its":[75],"complexity,":[76],"enabling":[77],"significant":[78],"reductions":[80],"for":[81],"compute-bound":[82],"operations.":[83],"assess":[85],"common":[86],"functions":[87],"(sqrt,":[88],"power,":[89],"trigonometric,":[90],"hyperbolic":[91],"functions)":[92],"on":[93],"the":[94],"Xilinx":[95],"Alveo":[96],"U280":[97],"FPGA.":[98],"Our":[99],"function-agnostic":[100],"memory-compute":[101],"core":[102],"can":[103],"serve":[104],"1024":[105],"calls":[108],"300MHz":[110],"and":[111],"reduce":[112],"4.4-29x":[114],"versus":[115],"traditional":[116],"FPGA":[117],"implementations.":[118]},"counts_by_year":[{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}