{"id":"https://openalex.org/W4312533866","doi":"https://doi.org/10.1109/iscas48785.2022.9937937","title":"A Low-Power Half-Rate Charge-Steering Hybrid for Full-Duplex Chip-to-Chip Interconnects","display_name":"A Low-Power Half-Rate Charge-Steering Hybrid for Full-Duplex Chip-to-Chip Interconnects","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312533866","doi":"https://doi.org/10.1109/iscas48785.2022.9937937"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937937","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047704529","display_name":"Prema Kumar Govindaswamy","orcid":null},"institutions":[{"id":"https://openalex.org/I36893310","display_name":"University of Hyderabad","ror":"https://ror.org/04a7rxb17","country_code":"IN","type":"education","lineage":["https://openalex.org/I36893310"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Prema Kumar Govindaswamy","raw_affiliation_strings":["University of Hyderabad,Centre for Advanced Studies in Electronics Science and Technology,Hyderabad,India","Centre for Advanced Studies in Electronics Science and Technology, University of Hyderabad, Hyderabad, India"],"affiliations":[{"raw_affiliation_string":"University of Hyderabad,Centre for Advanced Studies in Electronics Science and Technology,Hyderabad,India","institution_ids":["https://openalex.org/I36893310"]},{"raw_affiliation_string":"Centre for Advanced Studies in Electronics Science and Technology, University of Hyderabad, Hyderabad, India","institution_ids":["https://openalex.org/I36893310"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014618593","display_name":"Nijwm Wary","orcid":"https://orcid.org/0000-0003-4363-7303"},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nijwm Wary","raw_affiliation_strings":["Indian Institute of Technology Bhubaneswar,School of Electrical Sciences,Odisha,India","School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bhubaneswar,School of Electrical Sciences,Odisha,India","institution_ids":["https://openalex.org/I99729588"]},{"raw_affiliation_string":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I99729588"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112225261","display_name":"Vijaya Sankara Rao Pasupureddi","orcid":null},"institutions":[{"id":"https://openalex.org/I99729588","display_name":"Indian Institute of Technology Bhubaneswar","ror":"https://ror.org/04gx72j20","country_code":"IN","type":"education","lineage":["https://openalex.org/I99729588"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijaya Sankara Rao Pasupureddi","raw_affiliation_strings":["Indian Institute of Technology Bhubaneswar,School of Electrical Sciences,Odisha,India","School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Odisha, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bhubaneswar,School of Electrical Sciences,Odisha,India","institution_ids":["https://openalex.org/I99729588"]},{"raw_affiliation_string":"School of Electrical Sciences, Indian Institute of Technology Bhubaneswar, Odisha, India","institution_ids":["https://openalex.org/I99729588"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047704529"],"corresponding_institution_ids":["https://openalex.org/I36893310"],"apc_list":null,"apc_paid":null,"fwci":0.3224,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46476059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"42","issue":null,"first_page":"857","last_page":"861"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.7319856882095337},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.545207679271698},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5286356210708618},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5171422362327576},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.515642523765564},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5145854353904724},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4637070298194885},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40040338039398193},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3725578188896179},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3322879672050476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27949652075767517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20059391856193542}],"concepts":[{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.7319856882095337},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.545207679271698},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5286356210708618},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5171422362327576},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.515642523765564},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5145854353904724},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4637070298194885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40040338039398193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3725578188896179},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3322879672050476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27949652075767517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20059391856193542}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937937","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967453165","https://openalex.org/W2014419115","https://openalex.org/W2040730219","https://openalex.org/W2053176058","https://openalex.org/W2124222653","https://openalex.org/W2143155486","https://openalex.org/W2516586691","https://openalex.org/W2733802052","https://openalex.org/W2999607364","https://openalex.org/W3014543608","https://openalex.org/W6660700951"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W2136854845"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,27,76,94,109,116],"low-power":[4],"half-rate":[5,22,63,87,130],"charge-steering":[6,23,48,88,131],"echo":[7],"cancellation":[8],"hybrid":[9,24,38,49,64,89,132,148],"circuit":[10,39,65],"topology":[11,25,40,50,66],"is":[12,133,141],"proposed":[13,21],"for":[14],"full-duplex":[15],"signaling":[16],"over":[17,115],"chip-to-chip":[18],"interconnects.":[19],"The":[20,62,82,124,144],"has":[26,67,93],"very":[28],"low":[29],"power":[30,126],"consumption":[31,127],"compared":[32],"to":[33,43],"traditional":[34],"current-mode":[35],"and":[36,60,137],"voltage-mode":[37],"implementations,":[41],"thanks":[42],"the":[44,86,129,147],"discrete":[45],"nature":[46],"of":[47,79,85,100,112,120,128,146,152],"avoiding":[51],"direct":[52],"current":[53],"path":[54],"between":[55],"V":[56,102],"<inf":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58,156],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</inf>":[59],"ground.":[61],"been":[68],"implemented":[69],"in":[70],"65":[71],"nm":[72],"CMOS":[73],"technology":[74],"with":[75,108],"supply":[77],"voltage":[78,98],"1.2":[80],"V.":[81],"post-layout":[83],"performance":[84],"including":[90],"package":[91],"parasitic":[92],"differential":[95],"received":[96],"signal":[97],"swing":[99],"0.8":[101],"at":[103],"10":[104,113],"Gb/s":[105],"data":[106],"rate":[107],"timing":[110],"jitter":[111],"ps":[114],"FR4":[117],"PCB":[118],"interconnect":[119],"length":[121],"20":[122],"cm.":[123],"total":[125],"only":[134],"0.16":[135],"mW":[136],"its":[138],"energy":[139],"efficiency":[140],"0.032":[142],"pJ/bit.":[143],"layout":[145],"occupies":[149],"an":[150],"area":[151],"0.0007":[153],"mm":[154],"<sup":[155],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[157],".":[158]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}