{"id":"https://openalex.org/W4312585164","doi":"https://doi.org/10.1109/iscas48785.2022.9937927","title":"HLS-based dataflow hardware architecture for Support Vector Machine in FPGA","display_name":"HLS-based dataflow hardware architecture for Support Vector Machine in FPGA","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312585164","doi":"https://doi.org/10.1109/iscas48785.2022.9937927"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937927","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081719113","display_name":"Mohammad Amir Mansoori","orcid":"https://orcid.org/0000-0002-8030-2644"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mohammad Amir Mansoori","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications (DET),Turin,Italy","Department of Electronics and Telecommunications (DET), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications (DET),Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications (DET), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications (DET),Turin,Italy","Department of Electronics and Telecommunications (DET), Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications (DET),Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications (DET), Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081719113"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2079,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.43783667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11512","display_name":"Anomaly Detection Techniques and Applications","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11512","display_name":"Anomaly Detection Techniques and Applications","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8226704597473145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8210522532463074},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8152230978012085},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.642204761505127},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.614226758480072},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6029096245765686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5134211778640747},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5113677382469177},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.49700143933296204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4956852197647095},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45583227276802063},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4356994032859802},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.41808032989501953},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11663109064102173},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11183413863182068},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08862411975860596}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8226704597473145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8210522532463074},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8152230978012085},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.642204761505127},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.614226758480072},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6029096245765686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5134211778640747},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5113677382469177},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.49700143933296204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4956852197647095},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45583227276802063},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4356994032859802},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.41808032989501953},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11663109064102173},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11183413863182068},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08862411975860596},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937927","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937927","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2023618735","https://openalex.org/W2092377008","https://openalex.org/W2134992020","https://openalex.org/W2212589165","https://openalex.org/W2585332710","https://openalex.org/W2625773300","https://openalex.org/W2754276793","https://openalex.org/W2759075313","https://openalex.org/W2790690116","https://openalex.org/W2903468430","https://openalex.org/W2905519894","https://openalex.org/W2993712737","https://openalex.org/W3019985288","https://openalex.org/W3023211159","https://openalex.org/W3120216376","https://openalex.org/W3174762412"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2033683327","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692"],"abstract_inverted_index":{"Implementing":[0],"fast":[1],"and":[2,15,18,35,42,69,77,96,136,147],"accurate":[3],"Support":[4],"Vector":[5],"Machine":[6],"(SVM)":[7],"classifiers":[8],"in":[9,19,114],"embedded":[10],"systems":[11],"with":[12,21,132],"limited":[13,88],"compute":[14],"memory":[16],"capacity":[17],"applications":[20],"real-time":[22],"constraints,":[23],"such":[24],"as":[25],"continuous":[26],"medical":[27],"monitoring":[28],"for":[29,37,81],"anomaly":[30],"detection,":[31],"can":[32,78,97],"be":[33,79,98],"challenging":[34],"calls":[36],"low":[38,40],"cost,":[39],"power":[41],"resource":[43],"efficient":[44,119],"hardware":[45,92],"accelerators.":[46],"In":[47,116],"this":[48],"paper,":[49],"we":[50],"propose":[51],"a":[52,60,138],"flexible":[53],"FPGA-based":[54],"SVM":[55,110,134],"accelerator":[56],"highly":[57],"optimized":[58],"through":[59],"dataflow":[61,71],"architecture.":[62],"Thanks":[63],"to":[64,101,124,144,150],"High":[65],"Level":[66],"Synthesis":[67],"(HLS)":[68],"the":[70,102,126],"method,":[72],"our":[73,130],"design":[74,131],"is":[75,87,94,122],"scalable":[76],"used":[80],"large":[82],"data":[83],"dimensions":[84],"when":[85],"there":[86],"on-chip":[89],"memory.":[90],"The":[91,106],"parallelism":[93],"adjustable":[95],"specified":[99],"according":[100],"available":[103],"FPGA":[104],"resources.":[105],"performance":[107],"of":[108,140],"different":[109],"kernels":[111],"are":[112],"evaluated":[113],"hardware.":[115],"addition,":[117],"an":[118],"fixed-point":[120],"implementation":[121],"proposed":[123],"improve":[125],"speed.":[127],"We":[128],"compared":[129,143,149],"recent":[133],"accelerators":[135],"achieved":[137],"minimum":[139],"$10\\times$":[141],"speed-up":[142],"other":[145],"HLS-based":[146],"$4.4\\times$":[148],"HDL-based":[151],"designs.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}