{"id":"https://openalex.org/W4313019207","doi":"https://doi.org/10.1109/iscas48785.2022.9937910","title":"HDC8192: A General Purpose Mixed-Signal CMOS Architecture for Massively Parallel Hyperdimensional Computing","display_name":"HDC8192: A General Purpose Mixed-Signal CMOS Architecture for Massively Parallel Hyperdimensional Computing","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313019207","doi":"https://doi.org/10.1109/iscas48785.2022.9937910"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937910","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025364375","display_name":"D. Garc\u00eda-Lesta","orcid":"https://orcid.org/0000-0002-9895-9839"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"D. Garcia-Lesta","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109062249","display_name":"F. Pardo","orcid":null},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Pardo","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063297299","display_name":"\u00d3. Pereira-Rial","orcid":"https://orcid.org/0000-0001-9021-9273"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"O. Pereira-Rial","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077550469","display_name":"V.M. Brea","orcid":"https://orcid.org/0000-0003-0078-0425"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V.M. Brea","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081834006","display_name":"P. L\u00f3pez","orcid":"https://orcid.org/0000-0002-8218-8945"},"institutions":[{"id":"https://openalex.org/I200284239","display_name":"Universidade de Santiago de Compostela","ror":"https://ror.org/030eybx10","country_code":"ES","type":"education","lineage":["https://openalex.org/I200284239"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P. Lopez","raw_affiliation_strings":["Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain"],"affiliations":[{"raw_affiliation_string":"Universidade de Santiago de Compostela,Centro Singular de Investigación en Tecnoloxías Intelixentes (CiTIUS),Santiago de Compostela,Spain","institution_ids":["https://openalex.org/I200284239"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5025364375"],"corresponding_institution_ids":["https://openalex.org/I200284239"],"apc_list":null,"apc_paid":null,"fwci":0.6445,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63065335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"496","last_page":"500"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9469000101089478,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7245863676071167},{"id":"https://openalex.org/keywords/hamming-distance","display_name":"Hamming distance","score":0.6816593408584595},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6704493761062622},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6245560646057129},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6190377473831177},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4974713623523712},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.431369423866272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38434287905693054},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3201174736022949},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22693803906440735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15015506744384766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.14764252305030823}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7245863676071167},{"id":"https://openalex.org/C193319292","wikidata":"https://www.wikidata.org/wiki/Q272172","display_name":"Hamming distance","level":2,"score":0.6816593408584595},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6704493761062622},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6245560646057129},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6190377473831177},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4974713623523712},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.431369423866272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38434287905693054},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3201174736022949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22693803906440735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15015506744384766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.14764252305030823},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937910","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[{"id":"https://openalex.org/F4320326655","display_name":"Xunta de Galicia","ror":"https://ror.org/0181xnw06"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2070862086","https://openalex.org/W2554538030","https://openalex.org/W2580157614","https://openalex.org/W2624514417","https://openalex.org/W2895910969","https://openalex.org/W2963492949","https://openalex.org/W3019791076","https://openalex.org/W3021560762","https://openalex.org/W3105115497","https://openalex.org/W3190134129"],"related_works":["https://openalex.org/W1542309263","https://openalex.org/W119040397","https://openalex.org/W148823471","https://openalex.org/W1572543472","https://openalex.org/W2364531466","https://openalex.org/W2383828164","https://openalex.org/W2622518229","https://openalex.org/W1543798151","https://openalex.org/W1580581198","https://openalex.org/W2148971169"],"abstract_inverted_index":{"This":[0],"paper":[1,52],"addresses":[2],"a":[3,27,39,68,96],"mixed-mode":[4],"CMOS":[5,120],"circuit":[6,48],"for":[7],"Hyperdimensional":[8],"Computing":[9],"(HDC).":[10],"HDC":[11,34],"is":[12,53],"based":[13],"on":[14,112],"the":[15,31,82,108],"use":[16],"of":[17,56,59,85,107],"binary":[18],"vectors":[19],"with":[20,67],"thousands":[21],"dimensions":[22],"to":[23,37,42,75,80,98,102],"represent":[24],"data":[25],"in":[26,50,116],"holistic":[28],"way.":[29],"During":[30],"last":[32],"years":[33],"has":[35],"shown":[36],"be":[38],"powerful":[40],"approach":[41],"solve":[43],"classification":[44],"problems.":[45],"The":[46,92],"proposed":[47],"architecture":[49,93],"this":[51],"made":[54],"up":[55],"an":[57],"array":[58],"128":[60],"\u00d7":[61],"64":[62],"(8192)":[63],"processing":[64],"units":[65],"(PUs)":[66],"1-bit":[69],"ALU,":[70],"local":[71],"memory":[72],"and":[73,90],"connectivity":[74],"their":[76],"4":[77],"nearest":[78],"neighbors":[79],"run":[81],"basic":[83,114],"operations":[84,115],"HDC,":[86],"i.e,":[87],"binding,":[88],"bundling":[89],"permutation.":[91],"also":[94],"includes":[95],"module":[97],"calculate":[99],"Hamming":[100],"distance":[101],"address":[103],"classification.":[104],"Post-layout":[105],"simulations":[106],"complete":[109],"system":[110],"working":[111],"various":[113],"0.18":[117],"\u03bc":[118],"m":[119],"technology":[121],"are":[122],"shown.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}