{"id":"https://openalex.org/W4313181940","doi":"https://doi.org/10.1109/iscas48785.2022.9937879","title":"A Parasitic Resistance Extraction Tool Leveraged by Image Processing","display_name":"A Parasitic Resistance Extraction Tool Leveraged by Image Processing","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313181940","doi":"https://doi.org/10.1109/iscas48785.2022.9937879"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937879","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101631907","display_name":"Diogo Dias","orcid":null},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I83558840","display_name":"Universidade Nova de Lisboa","ror":"https://ror.org/02xankh89","country_code":"PT","type":"education","lineage":["https://openalex.org/I83558840"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Diogo Dias","raw_affiliation_strings":["NOVA University of Lisbon CTS/UNINOVA,School of Science and Technology,Department of Electrical and Computer Engineering,Almada,Portugal","Department of Electrical and Computer Engineering, School of Science and Technology, NOVA University of Lisbon CTS/UNINOVA, Almada, Portugal"],"affiliations":[{"raw_affiliation_string":"NOVA University of Lisbon CTS/UNINOVA,School of Science and Technology,Department of Electrical and Computer Engineering,Almada,Portugal","institution_ids":["https://openalex.org/I83558840"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, School of Science and Technology, NOVA University of Lisbon CTS/UNINOVA, Almada, Portugal","institution_ids":["https://openalex.org/I83558840","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035700004","display_name":"Jo\u00e3o Go\u00eas","orcid":"https://orcid.org/0000-0002-8434-8391"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Joao Goes","raw_affiliation_strings":["Delft University of Technology,Faculty of Electrical Engineering, Mathematics & Computer Science,Department of Microelectronics,Delft,Netherlands"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology,Faculty of Electrical Engineering, Mathematics & Computer Science,Department of Microelectronics,Delft,Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045473557","display_name":"Tiago Costa","orcid":"https://orcid.org/0000-0002-5372-9191"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Tiago Costa","raw_affiliation_strings":["Delft University of Technology,Faculty of Electrical Engineering, Mathematics & Computer Science,Department of Microelectronics,Delft,Netherlands"],"affiliations":[{"raw_affiliation_string":"Delft University of Technology,Faculty of Electrical Engineering, Mathematics & Computer Science,Department of Microelectronics,Delft,Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101631907"],"corresponding_institution_ids":["https://openalex.org/I141596103","https://openalex.org/I83558840"],"apc_list":null,"apc_paid":null,"fwci":0.32,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48444691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"94","issue":null,"first_page":"1585","last_page":"1589"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6285234093666077},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5685638785362244},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5626963376998901},{"id":"https://openalex.org/keywords/parasitic-element","display_name":"Parasitic element","score":0.5266713500022888},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5025303363800049},{"id":"https://openalex.org/keywords/feature-extraction","display_name":"Feature extraction","score":0.4985322952270508},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.45867615938186646},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4583837389945984},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4386497139930725},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.4384008049964905},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.39290469884872437},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3492841124534607},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3488381505012512},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3149087131023407},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.30594557523727417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24401378631591797}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6285234093666077},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5685638785362244},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5626963376998901},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.5266713500022888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5025303363800049},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.4985322952270508},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.45867615938186646},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4583837389945984},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4386497139930725},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.4384008049964905},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.39290469884872437},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3492841124534607},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3488381505012512},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3149087131023407},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.30594557523727417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24401378631591797}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937879","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tudelft.nl:uuid:a1a3d642-5743-4f71-aa25-1ffcee3a4933","is_oa":false,"landing_page_url":"http://resolver.tudelft.nl/uuid:a1a3d642-5743-4f71-aa25-1ffcee3a4933","pdf_url":null,"source":{"id":"https://openalex.org/S4306400906","display_name":"Research Repository (Delft University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98358874","host_organization_name":"Delft University of Technology","host_organization_lineage":["https://openalex.org/I98358874"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3080209416","display_name":null,"funder_award_id":"UIDB/00066/2020","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"},{"id":"https://openalex.org/G3272457656","display_name":null,"funder_award_id":"UIDB/","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"},{"id":"https://openalex.org/G5348594205","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320334779","funder_display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1491221743","https://openalex.org/W1577573463","https://openalex.org/W1873089716","https://openalex.org/W1929980256","https://openalex.org/W1979798000","https://openalex.org/W2543760227","https://openalex.org/W2936410568","https://openalex.org/W3005257209","https://openalex.org/W6629427446","https://openalex.org/W6634695723"],"related_works":["https://openalex.org/W2386230482","https://openalex.org/W2371310357","https://openalex.org/W2373039468","https://openalex.org/W2356859146","https://openalex.org/W2351225324","https://openalex.org/W1997579358","https://openalex.org/W2392915199","https://openalex.org/W2383590264","https://openalex.org/W255597233","https://openalex.org/W2378615291"],"abstract_inverted_index":{"Most":[0],"academic":[1],"and":[2,17,26,34,50,73,109],"commercial":[3],"tri-dimensional":[4],"(3D)":[5],"parasitic":[6,65,124],"resistance":[7,66,125],"extraction":[8,126],"EDA/CAD":[9,56],"tools":[10],"rely":[11],"on":[12,59],"finite":[13],"element":[14],"methods":[15],"(FEM)":[16],"are":[18,78],"mainly":[19],"suited":[20],"to":[21,80],"digital":[22],"circuitry.":[23],"In":[24],"analog":[25,36],"mixed-signal":[27],"(AMS)":[28],"circuits,":[29],"such":[30],"as":[31],"power":[32],"converters":[33],"radio-frequency":[35],"front-ends,":[37],"the":[38,43,82,85,95],"layout":[39],"structures":[40],"used":[41],"for":[42,63],"metal":[44],"interconnections":[45],"become":[46],"much":[47],"more":[48],"diversified":[49],"complex.":[51],"This":[52],"paper":[53],"proposes":[54],"an":[55,60,102],"tool,":[57],"based":[58],"innovative":[61],"methodology":[62],"3D":[64],"extraction,":[67],"leveraged":[68],"by":[69],"image":[70,99],"processing":[71],"techniques":[72,117],"algorithms.":[74],"Some":[75],"practical":[76],"examples":[77],"shown":[79],"demonstrate":[81],"attractiveness":[83],"of":[84,97,105],"proposed":[86],"tool.":[87],"Moreover,":[88],"since":[89],"our":[90],"tool":[91],"efficiently":[92],"works":[93],"in":[94,127],"domains":[96],"2D":[98],"processing,":[100],"if":[101],"extensive":[103],"database":[104],"layouts":[106],"is":[107,112],"provided":[108],"enough":[110],"training":[111],"carried":[113],"out,":[114],"advanced":[115],"deep-learning":[116],"can":[118],"be":[119],"straightforwardly":[120],"employed,":[121],"speeding":[122],"up":[123],"highly":[128],"complex":[129],"AMS":[130],"layouts.":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}