{"id":"https://openalex.org/W4312833784","doi":"https://doi.org/10.1109/iscas48785.2022.9937866","title":"A RISC-V-based Research Platform for Rapid Design Cycle","display_name":"A RISC-V-based Research Platform for Rapid Design Cycle","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312833784","doi":"https://doi.org/10.1109/iscas48785.2022.9937866"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937866","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086692378","display_name":"Esteban Garz\u00f3n","orcid":"https://orcid.org/0000-0002-5862-2246"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]},{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IL","IT"],"is_corresponding":true,"raw_author_name":"Esteban Garzon","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","Department of Computer Engineering, Modeling, Electronics and Systems (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]},{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030091052","display_name":"Roman Golman","orcid":"https://orcid.org/0000-0002-1215-5603"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Roman Golman","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036678971","display_name":"Odem Harel","orcid":"https://orcid.org/0000-0002-1429-4906"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Odem Harel","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076884346","display_name":"Tzachi Noy","orcid":"https://orcid.org/0000-0002-4922-5564"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Tzachi Noy","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053686269","display_name":"Yehuda Kra","orcid":"https://orcid.org/0009-0002-3377-6529"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yehuda Kra","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050106344","display_name":"Asaf Pollock","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Asaf Pollock","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018102324","display_name":"Slava Yuzhaninov","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Slava Yuzhaninov","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074428642","display_name":"Yonatan Shoshan","orcid":"https://orcid.org/0009-0007-7124-6437"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yonatan Shoshan","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073189125","display_name":"Yehuda Rudin","orcid":"https://orcid.org/0000-0002-8745-2688"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yehuda Rudin","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060868677","display_name":"Yoav Weitzman","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yoav Weitzman","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["University of Calabria,Modeling, Electronics and Systems (DIMES),Department of Computer Engineering,Rende,Italy,87036"],"affiliations":[{"raw_affiliation_string":"University of Calabria,Modeling, Electronics and Systems (DIMES),Department of Computer Engineering,Rende,Italy,87036","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002"],"affiliations":[{"raw_affiliation_string":"Bar-Ilan University,Emerging Nanoscaled Integrated Circuits &#x0026; Systems (EnICS) Labs, Faculty of Engineering,Ramat-Gan,Israel,5290002","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5086692378"],"corresponding_institution_ids":["https://openalex.org/I13955877","https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":1.7135,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84732053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"2614","last_page":"2615"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7153182029724121},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7005990147590637},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.600593090057373},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5675541758537292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4726979732513428},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4682197570800781},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41950464248657227},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3667636215686798},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.33645665645599365},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.28090372681617737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14454060792922974}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7153182029724121},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7005990147590637},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.600593090057373},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5675541758537292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4726979732513428},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4682197570800781},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41950464248657227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3667636215686798},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33645665645599365},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28090372681617737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14454060792922974},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937866","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309618","display_name":"Ministry of Science and Technology","ror":"https://ror.org/02b207r52"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W3039427525","https://openalex.org/W3186560105","https://openalex.org/W4312883055","https://openalex.org/W6847638719"],"related_works":["https://openalex.org/W4234242755","https://openalex.org/W2134330827","https://openalex.org/W978089954","https://openalex.org/W1533427061","https://openalex.org/W2134436865","https://openalex.org/W2035206467","https://openalex.org/W4295791105","https://openalex.org/W2499707894","https://openalex.org/W2811290777","https://openalex.org/W4312833784"],"abstract_inverted_index":{"This":[0,38],"work":[1],"proposes":[2],"a":[3,8,18,33],"novel":[4],"platform":[5,42],"for":[6],"bringing":[7],"project":[9],"from":[10],"the":[11,14,40],"concept":[12],"to":[13,31,43],"tapeout":[15],"stage":[16],"in":[17,46],"short":[19],"amount":[20],"of":[21,48,57],"time.":[22],"An":[23],"open-source":[24],"and":[25],"extendable":[26],"RISC-V":[27],"architecture":[28],"is":[29],"exploited":[30],"build":[32],"small":[34],"area":[35],"footprint":[36],"core.":[37],"leads":[39],"research":[41,58],"be":[44],"flexible":[45],"terms":[47],"design":[49,55],"integration,":[50],"while":[51],"also":[52],"allowing":[53],"fast":[54],"cycles":[56],"chips.":[59]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
