{"id":"https://openalex.org/W4313181111","doi":"https://doi.org/10.1109/iscas48785.2022.9937858","title":"ACHS Optimizations on 3D Interconnect Arrangements","display_name":"ACHS Optimizations on 3D Interconnect Arrangements","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313181111","doi":"https://doi.org/10.1109/iscas48785.2022.9937858"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937858","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033073973","display_name":"Daniel Iparraguirre","orcid":"https://orcid.org/0000-0001-8968-3204"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Iparraguirre","raw_affiliation_strings":["Washington State University,Intel Corporation","Intel Corporation, Washington State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University,Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Washington State University","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I72951846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057615824","display_name":"J.G. Delgado-Frias","orcid":"https://orcid.org/0000-0002-7026-9991"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose G. Delgado-Frias","raw_affiliation_strings":["Washington State University,Intel Corporation","Intel Corporation, Washington State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Washington State University,Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Washington State University","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I72951846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1201","last_page":"1202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.8638851642608643},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8321748971939087},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.7116896510124207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6326885223388672},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4558464586734772},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3634899854660034},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3475016951560974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32556724548339844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20303189754486084},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1724512279033661},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08062440156936646}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.8638851642608643},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8321748971939087},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7116896510124207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6326885223388672},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4558464586734772},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3634899854660034},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3475016951560974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32556724548339844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20303189754486084},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1724512279033661},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08062440156936646},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937858","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937858","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2806937950","https://openalex.org/W2884740154","https://openalex.org/W3159384954","https://openalex.org/W3209943923","https://openalex.org/W3210299414","https://openalex.org/W6802971993"],"related_works":["https://openalex.org/W2622826586","https://openalex.org/W2167472940","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W4280525841","https://openalex.org/W2560789951","https://openalex.org/W2492758367","https://openalex.org/W2766970861","https://openalex.org/W2807571008","https://openalex.org/W1551902604"],"abstract_inverted_index":{"The":[0],"Asymmetric":[1],"Crosstalk":[2,15],"Harnessed":[3,16],"Signaling":[4,17],"(ACHS)":[5],"scheme":[6],"[1]\u2013[4]":[7],"provides":[8],"a":[9,24,55,72,120,132],"significant":[10],"improvement":[11],"to":[12,83],"the":[13,42,46,51,58,78,84,87,98,105,108,114],"original":[14],"(CHS)":[18],"technique":[19],"[5].":[20],"This":[21,117],"paper":[22],"presents":[23,119],"study":[25],"of":[26,48,57,86,123],"design":[27],"optimizations":[28,96],"applied":[29],"on":[30,41,97,131],"3D":[31,143],"multilayer":[32],"interconnect":[33,144],"arrangements":[34],"[2]":[35],"[3]":[36],"[6],":[37],"in":[38,50,139],"which":[39],"alterations":[40],"encoding":[43,60,91,95],"matrices":[44],"or":[45],"distribution":[47],"wires":[49],"channel":[52],"translate":[53],"into":[54],"modification":[56],"bit":[59],"regions":[61],"and":[62,104,128,141],"their":[63],"associated":[64],"performances.":[65],"While":[66],"ACHS":[67,109],"has":[68],"been":[69],"presented":[70],"as":[71],"vastly":[73],"superior":[74],"signaling":[75],"option":[76],"than":[77],"originally":[79],"proposed":[80],"CHS":[81],"due":[82],"elimination":[85],"highly":[88],"sensitive":[89],"common":[90],"eigenmode":[92],"[1],":[93],"further":[94,112],"critical":[99],"(worst":[100],"performing)":[101],"data":[102,127],"bits":[103],"strobe":[106,129],"inside":[107],"implementation":[110],"can":[111],"improve":[113],"bus":[115,134],"performance.":[116],"work":[118],"full":[121],"set":[122],"performance":[124],"comparisons":[125],"involving":[126],"bits,":[130],"ACHS-encoded":[133],"with":[135],"channels":[136],"adjacently":[137],"routed":[138],"3-":[140],"4-layer":[142],"arrangements.":[145]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}