{"id":"https://openalex.org/W4312750113","doi":"https://doi.org/10.1109/iscas48785.2022.9937848","title":"High-Density Digital RRAM-based Memory with Bit-line Compute Capability","display_name":"High-Density Digital RRAM-based Memory with Bit-line Compute Capability","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312750113","doi":"https://doi.org/10.1109/iscas48785.2022.9937848"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937848","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072040326","display_name":"Shady Agwa","orcid":"https://orcid.org/0000-0002-6678-6283"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Shady Agwa","raw_affiliation_strings":["University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ"],"affiliations":[{"raw_affiliation_string":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007389040","display_name":"Yihan Pan","orcid":"https://orcid.org/0000-0002-2666-5540"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yihan Pan","raw_affiliation_strings":["University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ"],"affiliations":[{"raw_affiliation_string":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090646114","display_name":"Thomas Abbey","orcid":"https://orcid.org/0000-0002-3531-7433"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Thomas Abbey","raw_affiliation_strings":["University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ"],"affiliations":[{"raw_affiliation_string":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017301291","display_name":"Alexander Serb","orcid":"https://orcid.org/0000-0002-8034-2398"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alexander Serb","raw_affiliation_strings":["University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ"],"affiliations":[{"raw_affiliation_string":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088089733","display_name":"Themis Prodromakis","orcid":"https://orcid.org/0000-0002-6267-6909"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Themis Prodromakis","raw_affiliation_strings":["University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ"],"affiliations":[{"raw_affiliation_string":"University of Southampton,Centre for Electronics Frontiers, Electronics and Computer Science,UK,SO17 1BJ","institution_ids":["https://openalex.org/I43439940"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072040326"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":1.2889,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79374488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1199","last_page":"1200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8317528963088989},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.6256784796714783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5868657827377319},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5282931327819824},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43774908781051636},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25707125663757324},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2481224536895752},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1081971526145935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09947159886360168},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07925799489021301}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8317528963088989},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.6256784796714783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5868657827377319},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5282931327819824},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43774908781051636},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25707125663757324},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2481224536895752},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1081971526145935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09947159886360168},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07925799489021301},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937848","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937848","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2112980698","https://openalex.org/W2606722458","https://openalex.org/W2783539394","https://openalex.org/W2960778947","https://openalex.org/W3090416062"],"related_works":["https://openalex.org/W2982004322","https://openalex.org/W2020622255","https://openalex.org/W2065076119","https://openalex.org/W4384616198","https://openalex.org/W2054635671","https://openalex.org/W4312727691","https://openalex.org/W2588373136","https://openalex.org/W2791102142","https://openalex.org/W2088897617","https://openalex.org/W2526337279"],"abstract_inverted_index":{"The":[0,153],"AI":[1,10],"revolution":[2],"shows":[3,156],"the":[4,53,70,74,79,88,120,150,158,171,181,201,205,209],"ever":[5],"increasing":[6,71],"performance":[7,45,55],"demands":[8,46],"of":[9,19,21,28,30,73,82,92,107,164,208],"applications":[11],"like":[12],"Deep":[13],"Neural":[14],"Networks":[15],"DNNs":[16],"which":[17,169],"consist":[18],"tens":[20,27],"layers":[22],"and":[23,110,204,228],"do":[24],"computations":[25],"on":[26,86,103],"millions":[29],"data":[31,140],"weights":[32],"[1].":[33],"Conventional":[34],"Von":[35,182],"Neumann":[36,183],"architectures":[37,177],"are":[38],"currently":[39],"struggling":[40],"to":[41,51,68,119,135,148,225],"meet":[42],"these":[43],"emerging":[44],"with":[47,129,142,212],"deep":[48],"memory":[49,90,113,128,151,161],"hierarchies":[50],"bridge":[52,149],"processor-memory":[54],"gap":[56],"[2].":[57],"Emerging":[58],"technologies":[59],"(like":[60],"RRAMs)":[61],"have":[62],"meanwhile":[63],"shown":[64],"a":[65,104,116],"real":[66],"promise":[67],"address":[69],"challenges":[72],"conventional":[75,130],"computing":[76,97,176,197],"technology.":[77],"While":[78],"main":[80],"direction":[81],"research":[83],"is":[84,115,133,162,220],"focussing":[85],"exploiting":[87],"analogue":[89,96,191],"attributes":[91],"RRAMs":[93],"specially":[94],"for":[95,173,216],"crossbars":[98],"[3],":[99],"this":[100],"paper":[101,154],"focuses":[102],"different":[105],"perspective":[106],"building":[108],"high-density":[109,188],"digital-friendly":[111],"RRAM-based":[112,127,160],"that":[114,157,178],"good":[117],"alternative":[118],"SRAM-based":[121],"Last-Level":[122],"Caches":[123],"LLCs.":[124],"This":[125],"digital":[126,159,174,195,210],"1T1R":[131],"bit-cells":[132],"proposed":[134],"be":[136],"an":[137],"on-chip":[138],"gigantic":[139],"reservoir,":[141],"much":[143],"higher":[144],"density":[145],"than":[146],"SRAMs,":[147],"gap.":[152],"also":[155],"capable":[163],"doing":[165],"robust":[166],"bit-line":[167],"compute":[168],"opens":[170],"door":[172],"in-memory":[175,196],"can":[179],"mitigate":[180],"bottleneck":[184],"while":[185],"adopting":[186],"RRAM\u2019s":[187],"promise.":[189],"Unlike":[190],"RRAM":[192],"crossbars,":[193],"RRAMs\u2019":[194],"capability":[198],"should":[199],"inherit":[200],"large":[202],"scalability":[203],"fast":[206],"time-to-market":[207],"domain":[211],"less":[213],"engineering":[214],"effort":[215],"optimisation":[217],"as":[218],"there":[219],"no":[221],"need":[222],"any":[223],"more":[224],"build":[226],"DACs":[227],"ADCs.":[229]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}