{"id":"https://openalex.org/W4312250104","doi":"https://doi.org/10.1109/iscas48785.2022.9937773","title":"Reconfigurable Multifunction Computing Unit Using an Universal Piecewise Linear Method","display_name":"Reconfigurable Multifunction Computing Unit Using an Universal Piecewise Linear Method","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312250104","doi":"https://doi.org/10.1109/iscas48785.2022.9937773"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937773","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020860781","display_name":"Fei Lyu","orcid":"https://orcid.org/0000-0003-2282-1574"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fei Lyu","raw_affiliation_strings":["Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","institution_ids":["https://openalex.org/I4210166603"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100693694","display_name":"Jian Chen","orcid":"https://orcid.org/0000-0002-7315-8293"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Chen","raw_affiliation_strings":["Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","institution_ids":["https://openalex.org/I4210166603"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091632426","display_name":"Shuo Huang","orcid":"https://orcid.org/0009-0003-6475-3132"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuo Huang","raw_affiliation_strings":["Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","institution_ids":["https://openalex.org/I4210166603"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102734799","display_name":"Wenxiu Wang","orcid":"https://orcid.org/0000-0002-9268-3528"},"institutions":[{"id":"https://openalex.org/I4210166603","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210166603"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenxiu Wang","raw_affiliation_strings":["Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Jinling Institute of Technology,School of Electronics and Information Engineering,Nanjing,China","institution_ids":["https://openalex.org/I4210166603"]},{"raw_affiliation_string":"School of Electronics and Information Engineering, Jinling Institute of Technology, Nanjing, China","institution_ids":["https://openalex.org/I4210166603"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063032740","display_name":"Yuanyong Luo","orcid":"https://orcid.org/0000-0002-4450-066X"},"institutions":[{"id":"https://openalex.org/I2250955327","display_name":"Huawei Technologies (China)","ror":"https://ror.org/00cmhce21","country_code":"CN","type":"company","lineage":["https://openalex.org/I2250955327"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanyong Luo","raw_affiliation_strings":["Huawei Corporation,Linx Lab,Department of Turing Architecture Design, HiSilicon,Shenzhen,China","Department of Turing Architecture Design, HiSilicon, Linx Lab, Huawei Corporation, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"Huawei Corporation,Linx Lab,Department of Turing Architecture Design, HiSilicon,Shenzhen,China","institution_ids":["https://openalex.org/I2250955327"]},{"raw_affiliation_string":"Department of Turing Architecture Design, HiSilicon, Linx Lab, Huawei Corporation, Shenzhen, China","institution_ids":["https://openalex.org/I2250955327"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100445235","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0002-5561-4435"},"institutions":[{"id":"https://openalex.org/I4210128418","display_name":"Nanjing Xiaozhuang University","ror":"https://ror.org/03fnv7n42","country_code":"CN","type":"education","lineage":["https://openalex.org/I4210128418"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Nanjing Xiaozhuang University,School of Electronics Engineering,Nanjing,China","School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Nanjing Xiaozhuang University,School of Electronics Engineering,Nanjing,China","institution_ids":["https://openalex.org/I4210128418"]},{"raw_affiliation_string":"School of Electronics Engineering, Nanjing Xiaozhuang University, Nanjing, China","institution_ids":["https://openalex.org/I4210128418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5020860781"],"corresponding_institution_ids":["https://openalex.org/I4210166603"],"apc_list":null,"apc_paid":null,"fwci":0.1039,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.31431803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"12","issue":null,"first_page":"2117","last_page":"2121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7359810471534729},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6981387138366699},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6784471869468689},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6311748027801514},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5776665806770325},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5437442660331726},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.49708107113838196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48249292373657227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4742297828197479},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.47316083312034607},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4703868627548218},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3936693072319031},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3911451995372772},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3890284597873688},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3768737018108368},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.351004034280777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2645939588546753},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19287985563278198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1180754005908966}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7359810471534729},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6981387138366699},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6784471869468689},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6311748027801514},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5776665806770325},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5437442660331726},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.49708107113838196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48249292373657227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4742297828197479},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.47316083312034607},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4703868627548218},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3936693072319031},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3911451995372772},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3890284597873688},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3768737018108368},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.351004034280777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2645939588546753},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19287985563278198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1180754005908966},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937773","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320327505","display_name":"Jinling Institute of Technology","ror":"https://ror.org/05em1gq62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1677182931","https://openalex.org/W2049305463","https://openalex.org/W2066282683","https://openalex.org/W2149352206","https://openalex.org/W2165875079","https://openalex.org/W2792607576","https://openalex.org/W2920242713","https://openalex.org/W2950967672","https://openalex.org/W2967331249","https://openalex.org/W2970059371","https://openalex.org/W2974644665","https://openalex.org/W2981207549","https://openalex.org/W2981404720","https://openalex.org/W2982219368","https://openalex.org/W3040850704","https://openalex.org/W3043675702","https://openalex.org/W3044913359","https://openalex.org/W3130554079","https://openalex.org/W3172230466","https://openalex.org/W3172967059"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W1993041309","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Computing":[0],"units":[1,18],"for":[2,19,41],"nonlinear":[3,20,70],"complex":[4,21],"functions":[5,22,71,95],"are":[6,72],"indispensable":[7],"in":[8],"deep":[9,43],"neural":[10,44],"network":[11],"training":[12,42],"processors.":[13],"However,":[14],"the":[15,63,75,79,88,101,114,119,124,129,135],"existing":[16],"computing":[17,39,48,59,98],"have":[23],"low":[24],"utilization":[25],"efficiency":[26],"and":[27,30,103,123],"poor":[28],"agreement":[29],"precision.":[31],"In":[32,85],"this":[33],"article,":[34],"we":[35],"propose":[36],"a":[37,52],"multifunction":[38],"unit":[40],"networks":[45],"by":[46,121,126],"reusing":[47,97],"resources":[49,99],"based":[50],"on":[51,62,93],"piecewise":[53],"linear":[54],"(PWL)":[55],"method":[56],"to":[57],"improve":[58],"density.":[60],"Based":[61],"state-of-the-art":[64],"segmentor":[65],"of":[66,83],"PWL":[67],"method,":[68],"multiple":[69,94],"divided":[73],"into":[74],"fewest":[76],"segments":[77],"with":[78,116,134],"same":[80,130],"bit":[81],"width":[82],"computation.":[84],"hardware":[86],"implementation,":[87],"reconfigurable":[89],"technique":[90],"is":[91],"implemented":[92],"while":[96],"including":[100],"multiplier":[102],"adder.":[104],"The":[105],"application-specific":[106],"integrated":[107],"circuit":[108],"(ASIC)":[109],"implementation":[110],"results":[111],"reveal":[112],"that":[113],"architecture":[115,136],"reuse":[117],"reduces":[118],"area":[120],"44.50%":[122],"power":[125],"43.71%":[127],"at":[128],"frequency,":[131],"when":[132],"compared":[133],"without":[137],"reuse.":[138]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}