{"id":"https://openalex.org/W4313036036","doi":"https://doi.org/10.1109/iscas48785.2022.9937686","title":"Ultra Compact and Linear 4-bit Digital-to-Analog Converter in 22nm FDSOI Technology","display_name":"Ultra Compact and Linear 4-bit Digital-to-Analog Converter in 22nm FDSOI Technology","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313036036","doi":"https://doi.org/10.1109/iscas48785.2022.9937686"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937686","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071767985","display_name":"Hossein Eslahi","orcid":"https://orcid.org/0000-0001-8936-6444"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hossein Eslahi","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,Australia","School of Engineering, Macquarie University, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,Australia","institution_ids":["https://openalex.org/I99043593"]},{"raw_affiliation_string":"School of Engineering, Macquarie University, Sydney, Australia","institution_ids":["https://openalex.org/I99043593"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045046523","display_name":"Tara Julia Hamilton","orcid":"https://orcid.org/0000-0003-2630-7011"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Tara J. Hamilton","raw_affiliation_strings":["University of Technology Sydney,dept. Electrical and Data Engineering,Sydney,Australia","dept. Electrical and Data Engineering, University of Technology Sydney, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Technology Sydney,dept. Electrical and Data Engineering,Sydney,Australia","institution_ids":["https://openalex.org/I114017466"]},{"raw_affiliation_string":"dept. Electrical and Data Engineering, University of Technology Sydney, Sydney, Australia","institution_ids":["https://openalex.org/I114017466"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070251221","display_name":"Sourabh Khandelwal","orcid":"https://orcid.org/0000-0001-8833-6462"},"institutions":[{"id":"https://openalex.org/I99043593","display_name":"Macquarie University","ror":"https://ror.org/01sf06y89","country_code":"AU","type":"education","lineage":["https://openalex.org/I99043593"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sourabh Khandelwal","raw_affiliation_strings":["Macquarie University,School of Engineering,Sydney,Australia","School of Engineering, Macquarie University, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Macquarie University,School of Engineering,Sydney,Australia","institution_ids":["https://openalex.org/I99043593"]},{"raw_affiliation_string":"School of Engineering, Macquarie University, Sydney, Australia","institution_ids":["https://openalex.org/I99043593"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2778","last_page":"2781"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.8167002201080322},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.7846605777740479},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.7043238282203674},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.6188234090805054},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5574183464050293},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5504357814788818},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4903090298175812},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4442850351333618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3677959144115448},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.34881043434143066},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34798336029052734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3028554320335388},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1703704595565796}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.8167002201080322},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.7846605777740479},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.7043238282203674},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.6188234090805054},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5574183464050293},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5504357814788818},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4903090298175812},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4442850351333618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3677959144115448},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.34881043434143066},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34798336029052734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3028554320335388},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1703704595565796}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937686","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2042081546","https://openalex.org/W2090350615","https://openalex.org/W2105087997","https://openalex.org/W2107611826","https://openalex.org/W2145389459","https://openalex.org/W2291364904","https://openalex.org/W2334464124","https://openalex.org/W2556172971","https://openalex.org/W2620246147","https://openalex.org/W2789669262","https://openalex.org/W2790362610","https://openalex.org/W2794427711","https://openalex.org/W2811247999","https://openalex.org/W2886660857","https://openalex.org/W2897265279","https://openalex.org/W3003643836","https://openalex.org/W3046359029","https://openalex.org/W3106716229","https://openalex.org/W3111970987","https://openalex.org/W4401859261","https://openalex.org/W6773683781"],"related_works":["https://openalex.org/W2529789100","https://openalex.org/W2015667454","https://openalex.org/W3208292001","https://openalex.org/W4385813579","https://openalex.org/W2971835802","https://openalex.org/W2019115495","https://openalex.org/W2167341317","https://openalex.org/W2099679337","https://openalex.org/W2904132652","https://openalex.org/W3023578650"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"two":[3,142],"4-bit":[4,143],"resistor-string":[5],"digital-to-analog":[6],"converters":[7],"(R-DAC)":[8],"designed":[9,38],"in":[10,39,53],"22nm":[11],"FDSOI":[12,41],"technology.":[13],"Both":[14],"DACs":[15,55,69],"are":[16],"connected":[17],"to":[18,23,116],"a":[19,44,110,138],"shared":[20],"resistor":[21],"string":[22],"make":[24],"the":[25,34,40,54,60,64,68,77,87,90,122,129],"final":[26],"layout":[27,91,130],"more":[28],"compact.":[29],"The":[30,57],"small":[31],"on-resistance":[32],"of":[33,59,67,125,132],"Transmission-Gate":[35],"(TG)":[36],"switches":[37,88],"node":[42],"yields":[43],"low":[45],"Internal":[46],"non-linearity":[47,51],"(INL)":[48],"and":[49,100,106],"Differential":[50],"(DNL)":[52],"output.":[56],"effect":[58],"temperature":[61,78,112],"variations":[62],"on":[63,89],"linearity":[65],"performance":[66,140],"is":[70,74],"also":[71],"studied.":[72],"It":[73],"shown":[75],"that":[76],"gradients":[79],"can":[80],"be":[81],"compensated":[82],"for":[83,141],"by":[84],"equally":[85],"distributing":[86],"area.":[92],"Post-layout":[93],"simulations":[94],"show":[95],"an":[96],"approximately":[97],"fixed":[98],"INL":[99],"DNL":[101],"of,":[102],"respectively,":[103],"0.":[104,107,126],"17LSB":[105],"1LSB":[108],"over":[109],"wide":[111],"range":[113],"from":[114],"-40\u00b0C":[115],"$125^{0}":[117],"C$.":[118],"Two":[119],"R-DACs":[120],"dissipate":[121],"static/dynamic":[123],"power":[124],"12/0.155mW":[127],"with":[128],"size":[131],"only":[133],"70":[134],"$\\mu":[135],"m^{2}$,":[136],"showing":[137],"high":[139],"DACs.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}