{"id":"https://openalex.org/W4312730483","doi":"https://doi.org/10.1109/iscas48785.2022.9937629","title":"Sensitivity to Threshold Voltage Variations of Exact and Incomplete Prefix Addition Trees","display_name":"Sensitivity to Threshold Voltage Variations of Exact and Incomplete Prefix Addition Trees","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312730483","doi":"https://doi.org/10.1109/iscas48785.2022.9937629"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937629","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062509095","display_name":"Kleanthis Papachatzopoulos","orcid":"https://orcid.org/0000-0002-1193-7611"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Kleanthis Papachatzopoulos","raw_affiliation_strings":["University of Patras,Electrical and Computer Engineering Department,Patras,Greece","Electrical and Computer Engineering Department, University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras,Electrical and Computer Engineering Department,Patras,Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Paliouras","raw_affiliation_strings":["University of Patras,Electrical and Computer Engineering Department,Patras,Greece","Electrical and Computer Engineering Department, University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras,Electrical and Computer Engineering Department,Patras,Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062509095"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23805469,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"924","last_page":"928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7522481083869934},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.649775505065918},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6335710287094116},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.608232319355011},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5716486573219299},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5475873947143555},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5385741591453552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5321475863456726},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.49131837487220764},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.46513503789901733},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44852203130722046},{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.42242228984832764},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4181441366672516},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38362643122673035},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3547445237636566},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.334703266620636},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22551953792572021},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11496829986572266},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11418583989143372},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10714197158813477},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09937343001365662},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.092996746301651},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09134021401405334},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0844491720199585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.07783117890357971}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7522481083869934},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.649775505065918},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6335710287094116},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.608232319355011},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5716486573219299},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5475873947143555},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5385741591453552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5321475863456726},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.49131837487220764},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.46513503789901733},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44852203130722046},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.42242228984832764},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4181441366672516},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38362643122673035},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3547445237636566},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.334703266620636},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22551953792572021},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11496829986572266},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11418583989143372},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10714197158813477},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09937343001365662},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.092996746301651},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09134021401405334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0844491720199585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.07783117890357971},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937629","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1530625153","https://openalex.org/W1963965124","https://openalex.org/W2015723387","https://openalex.org/W2051852187","https://openalex.org/W2059193309","https://openalex.org/W2060002782","https://openalex.org/W2074224805","https://openalex.org/W2097414281","https://openalex.org/W2131647018","https://openalex.org/W2143462372","https://openalex.org/W2147847555","https://openalex.org/W2155458498","https://openalex.org/W2168543008","https://openalex.org/W2510531184","https://openalex.org/W2516350781","https://openalex.org/W2786848727","https://openalex.org/W2800710142","https://openalex.org/W2803057706","https://openalex.org/W2916566087","https://openalex.org/W2943441500","https://openalex.org/W3047200798","https://openalex.org/W3083178299","https://openalex.org/W3140201352"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W3217463396","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W2790557758","https://openalex.org/W2968761826"],"abstract_inverted_index":{"Process":[0],"variations":[1,65,84,144],"have":[2],"emerged":[3],"as":[4,145,178],"a":[5,20,43,57,68,105,115,148,161,179],"severe":[6],"performance":[7,41],"bottleneck":[8],"for":[9,114],"advanced":[10],"technology":[11,59],"nodes.":[12,39],"This":[13],"paper":[14],"investigates":[15],"the":[16,79,93,119,167,204],"delay":[17,77,108,131,150,197],"behavior":[18],"of":[19,22,42,45,70,95,169,193],"range":[21,44,69],"exact":[23,54,111,153,205],"and":[24,34,73,91,198],"incomplete":[25,46,98,173],"parallel-prefix":[26],"addition":[27],"trees":[28,33,35],"under":[29],"variations,":[30,97],"including":[31],"speculative/approximate":[32],"with":[36,52],"duplicated":[37],"prefix":[38,194],"The":[40],"adder":[47,174],"variants":[48],"is":[49,122,134,164],"investigated":[50],"comparatively":[51],"conventional":[53],"architectures":[55,99,154],"at":[56],"16-nm":[58],"node.":[60],"In":[61],"order":[62],"to":[63,102,124,143,182,203],"capture":[64],"generated":[66],"from":[67],"process-dependent":[71],"sources":[72],"their":[74,110,156],"impact":[75],"on":[76,129],"characteristics,":[78],"analysis":[80],"considers":[81],"threshold":[82,96],"voltage":[83,90,121],"employing":[85],"Spice-level":[86],"simulations.":[87],"Under":[88],"nominal":[89],"in":[92,171],"presence":[94],"are":[100,140],"found":[101,136],"still":[103],"offer":[104],"smaller":[106],"worst-case":[107,196],"than":[109,152],"counterparts;":[112],"similarly":[113],"low-voltage":[116],"scenario,":[117],"where":[118],"supply":[120],"reduced":[123],"0.8":[125],"V.":[126],"However,":[127],"focusing":[128],"normalized":[130],"variation,":[132],"it":[133,163],"here":[135],"that":[137,166],"incomplete-tree":[138],"adders":[139],"more":[141],"susceptible":[142],"they":[146],"show":[147],"wider":[149],"spread":[151],"around":[155],"respective":[157],"mean":[158],"values.":[159],"As":[160],"remedy,":[162],"shown":[165],"number":[168],"stages":[170],"an":[172],"can":[175],"be":[176],"used":[177],"design":[180],"parameter":[181],"investigate":[183],"accuracy":[184],"vs.":[185],"variability-tolerance":[186],"trade-offs.":[187],"Furthermore,":[188],"by":[189],"duplicating":[190],"delay-critical":[191],"paths":[192],"trees,":[195],"standard":[199],"deviation":[200],"reduce":[201],"compared":[202],"architectures.":[206]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}