{"id":"https://openalex.org/W4312339274","doi":"https://doi.org/10.1109/iscas48785.2022.9937623","title":"Passive Third Order Continuous-Time \u0394\u03a3 Modulator with Q Enhancement Technique","display_name":"Passive Third Order Continuous-Time \u0394\u03a3 Modulator with Q Enhancement Technique","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312339274","doi":"https://doi.org/10.1109/iscas48785.2022.9937623"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937623","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064532270","display_name":"Hang Hu","orcid":"https://orcid.org/0000-0002-1211-9864"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hang Hu","raw_affiliation_strings":["Oregon State University"],"affiliations":[{"raw_affiliation_string":"Oregon State University","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005506698","display_name":"Vladimir Vesely","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vladimir Vesely","raw_affiliation_strings":["Oregon State University"],"affiliations":[{"raw_affiliation_string":"Oregon State University","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["Oregon State University"],"affiliations":[{"raw_affiliation_string":"Oregon State University","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064532270"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25196138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1234","last_page":"1238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6423117518424988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6422703266143799},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.6236564517021179},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5952048897743225},{"id":"https://openalex.org/keywords/electronic-filter","display_name":"Electronic filter","score":0.4812912046909332},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4592255651950836},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4556903541088104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4356834590435028},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.42234504222869873},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.41928938031196594},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4110970199108124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27946174144744873},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16562184691429138},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1461469531059265},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13354083895683289},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.06403383612632751}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6423117518424988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6422703266143799},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.6236564517021179},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5952048897743225},{"id":"https://openalex.org/C132237922","wikidata":"https://www.wikidata.org/wiki/Q327754","display_name":"Electronic filter","level":3,"score":0.4812912046909332},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4592255651950836},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4556903541088104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4356834590435028},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42234504222869873},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.41928938031196594},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4110970199108124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27946174144744873},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16562184691429138},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1461469531059265},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13354083895683289},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.06403383612632751},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937623","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1998750020","https://openalex.org/W2008596738","https://openalex.org/W2146191746","https://openalex.org/W2147352899","https://openalex.org/W2525617382","https://openalex.org/W2619064619","https://openalex.org/W2759816080","https://openalex.org/W2792774334","https://openalex.org/W2885090074"],"related_works":["https://openalex.org/W2097407725","https://openalex.org/W2548491887","https://openalex.org/W2955641057","https://openalex.org/W2031274516","https://openalex.org/W1517311599","https://openalex.org/W2421111280","https://openalex.org/W1752694187","https://openalex.org/W2601368767","https://openalex.org/W2104694153","https://openalex.org/W4386071874"],"abstract_inverted_index":{"In":[0],"this":[1,33],"paper,":[2],"a":[3,37],"fully":[4,34,56],"passive":[5,17,35,57,75],"third":[6],"order":[7],"continuoustime":[8],"(CT)":[9],"$\\Delta\\Sigma$":[10],"Modulator":[11],"(DSM)":[12],"is":[13,44,62],"proposed.":[14],"By":[15],"utilizing":[16],"filter,":[18],"the":[19,30,55],"power":[20],"cheap":[21],"DSM":[22,61],"still":[23],"faces":[24],"poor":[25],"noise":[26,52],"shaping.":[27],"To":[28],"improve":[29],"performance":[31],"of":[32,97],"CTDSM,":[36],"Sallen-Key":[38],"(SK)":[39],"inserted":[40,47],"Q":[41],"enhancement":[42,82],"technique":[43],"implemented.":[45],"The":[46,59,74],"novel":[48],"SK":[49,80],"ensures":[50],"better":[51],"shaping":[53],"than":[54],"structure.":[58],"proposed":[60],"realized":[63],"in":[64],"Intel":[65],"22nm":[66],"FinFET":[67],"process":[68],"with":[69,79,95],"0.":[70],"9V":[71],"supply":[72],"voltage.":[73],"CTDSM":[76],"without":[77],"or":[78,83],"(w/oQ":[81],"wQ":[84],"enhancement)":[85],"under":[86],"5GS/s":[87],"sampling":[88],"frequency":[89],"can":[90,103],"achieve":[91,104],"20MHz":[92],"bandwidth":[93],"(BW)":[94],"SNDR":[96],"63dB,":[98],"72dB":[99],"respectively.":[100],"FOM":[101],"values":[102],"55fJ/conv":[105],"and":[106],"21fJ/conv":[107],"separately.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}