{"id":"https://openalex.org/W4312649535","doi":"https://doi.org/10.1109/iscas48785.2022.9937607","title":"A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing","display_name":"A Templated VHDL Architecture for Terabit/s P4-programmable FPGA-based Packet Parsing","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312649535","doi":"https://doi.org/10.1109/iscas48785.2022.9937607"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937607","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080813768","display_name":"Parisa Mashreghi-Moghadam","orcid":"https://orcid.org/0000-0001-6796-7652"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Parisa Mashreghi-Moghadam","raw_affiliation_strings":["Polytechnique Montréal,Department of Electrical Engineering,Montréal,Canada"],"affiliations":[{"raw_affiliation_string":"Polytechnique Montréal,Department of Electrical Engineering,Montréal,Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065622787","display_name":"Tarek Ould\u2010Bachir","orcid":"https://orcid.org/0000-0002-9000-5467"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tarek Ould-Bachir","raw_affiliation_strings":["Polytechnique Montréal,Department of Computer and Software Engineering,Montréal,Canada"],"affiliations":[{"raw_affiliation_string":"Polytechnique Montréal,Department of Computer and Software Engineering,Montréal,Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Polytechnique Montréal,Department of Electrical Engineering,Montréal,Canada"],"affiliations":[{"raw_affiliation_string":"Polytechnique Montréal,Department of Electrical Engineering,Montréal,Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080813768"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":1.0809,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74833148,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"672","last_page":"676"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8479639291763306},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7710676789283752},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.7314764857292175},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.724375307559967},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.69443279504776},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5212143659591675},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.5212084054946899},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5030850768089294},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.43433406949043274},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.43196651339530945},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4211021363735199},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32653793692588806},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17602720856666565},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16159409284591675},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10522830486297607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8479639291763306},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7710676789283752},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.7314764857292175},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.724375307559967},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.69443279504776},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5212143659591675},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.5212084054946899},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5030850768089294},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.43433406949043274},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.43196651339530945},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4211021363735199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32653793692588806},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17602720856666565},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16159409284591675},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10522830486297607},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937607","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:51956","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/51956/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4000000059604645}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1994926493","https://openalex.org/W2040340473","https://openalex.org/W2068684040","https://openalex.org/W2134519279","https://openalex.org/W2142987071","https://openalex.org/W2147118406","https://openalex.org/W2281100802","https://openalex.org/W2510309737","https://openalex.org/W2765591326","https://openalex.org/W2768439981","https://openalex.org/W2792814254","https://openalex.org/W2904676646","https://openalex.org/W2979491562","https://openalex.org/W2981303737","https://openalex.org/W3003472260","https://openalex.org/W3105484218","https://openalex.org/W4237967441"],"related_works":["https://openalex.org/W2390807153","https://openalex.org/W2080050950","https://openalex.org/W2724208071","https://openalex.org/W2389614053","https://openalex.org/W2400021129","https://openalex.org/W2142848556","https://openalex.org/W2588201809","https://openalex.org/W2066159914","https://openalex.org/W4312649535","https://openalex.org/W1984245701"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,18,25,32,42,80,88,92],"templated":[4],"VHDL":[5],"architecture":[6,23,101],"for":[7,91],"P4-programmable":[8],"packet":[9,71],"parsing":[10],"on":[11,79,87],"FPGAs":[12],"offering":[13],"high":[14],"throughput":[15,78,105],"while":[16],"occupying":[17],"small":[19],"area":[20],"footprint.":[21],"The":[22],"comprises":[24],"multi-stage":[26],"header":[27,36],"parser":[28,72],"unit":[29,38],"arranged":[30],"in":[31],"pipelined":[33],"structure.":[34],"Each":[35],"analysis":[37],"is":[39],"characterized":[40],"by":[41],"set":[43],"of":[44,52,69],"generic":[45],"parameters":[46],"reflecting":[47],"unique":[48],"features":[49],"and":[50,84],"relations":[51],"supported":[53],"protocols":[54],"retrieved":[55],"from":[56],"the":[57,65,70],"P4":[58],"code":[59],"that":[60],"describes":[61],"each":[62],"stage":[63],"along":[64],"pipeline.":[66,94],"Synthesis":[67],"results":[68],"show":[73],"up":[74],"to":[75],"549":[76],"Gb/s":[77],"Xilinx":[81,89],"Virtex-7":[82],"FPGA":[83],"1":[85],"Tb/s":[86],"UltraScale+":[90],"twelve-stage":[93],"Compared":[95],"with":[96,106],"state-of-the-art":[97],"solutions,":[98],"our":[99],"proposed":[100],"performs":[102],"at":[103],"higher":[104],"acceptable":[107],"resource":[108],"utilization.":[109]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2025-12-11T23:09:37.256380","created_date":"2025-10-10T00:00:00"}