{"id":"https://openalex.org/W4312306317","doi":"https://doi.org/10.1109/iscas48785.2022.9937578","title":"Standard Cell and Supergates Designs: An Electrical Comparison on 4-Input Logic Functions","display_name":"Standard Cell and Supergates Designs: An Electrical Comparison on 4-Input Logic Functions","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312306317","doi":"https://doi.org/10.1109/iscas48785.2022.9937578"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937578","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050032751","display_name":"Henrique Kessler","orcid":"https://orcid.org/0000-0002-1840-3794"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Henrique Kessler","raw_affiliation_strings":["Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104099144","display_name":"Leomar da Rosa","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar Da Rosa","raw_affiliation_strings":["Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas - UFPel,Postgraduate Program in Computing - PPGC,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Postgraduate Program in Computing - PPGC, Federal University of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010001207","display_name":"Vin\u00edcius Valduga de Almeida Camargo","orcid":"https://orcid.org/0000-0003-2006-3642"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius V. Camargo","raw_affiliation_strings":["Federal University of Pelotas - UFPel,Center for Technological Development - CDTec,Pelotas,Brazil","Center for Technological Development - CDTec, Federal University of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pelotas - UFPel,Center for Technological Development - CDTec,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Center for Technological Development - CDTec, Federal University of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050032751"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.9667,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71943671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1744","last_page":"1748"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.8602861762046814},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.7252427339553833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6750468015670776},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6704118847846985},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6279122233390808},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6042176485061646},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4849088788032532},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4302803874015808},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4252728223800659},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4187937080860138},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.34790223836898804},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32219475507736206},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2295178771018982},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19108951091766357},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17267575860023499},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16618892550468445},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.13893288373947144},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.11611127853393555},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09719550609588623}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.8602861762046814},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.7252427339553833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6750468015670776},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6704118847846985},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6279122233390808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6042176485061646},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4849088788032532},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4302803874015808},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4252728223800659},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4187937080860138},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.34790223836898804},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32219475507736206},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2295178771018982},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19108951091766357},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17267575860023499},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16618892550468445},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.13893288373947144},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.11611127853393555},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09719550609588623},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937578","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1481714151","https://openalex.org/W1511688816","https://openalex.org/W1528837436","https://openalex.org/W1992619037","https://openalex.org/W2000038726","https://openalex.org/W2018989845","https://openalex.org/W2036472714","https://openalex.org/W2085374061","https://openalex.org/W2088115909","https://openalex.org/W2128215251","https://openalex.org/W2144613608","https://openalex.org/W2164012847","https://openalex.org/W2760448824","https://openalex.org/W2791312014","https://openalex.org/W2888740128","https://openalex.org/W2899297761","https://openalex.org/W2941700911","https://openalex.org/W2993028905","https://openalex.org/W3024909780","https://openalex.org/W3091734033","https://openalex.org/W4212971671","https://openalex.org/W4240775341"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2155174752","https://openalex.org/W2102499515","https://openalex.org/W2171918386","https://openalex.org/W2534190481"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"electrical":[4],"study":[5],"on":[6],"logic":[7,71,76],"functions":[8],"with":[9,15,85],"up":[10],"to":[11,88],"4":[12],"inputs":[13],"designed":[14],"a":[16],"standard":[17],"cell":[18],"mapping":[19],"and":[20],"two":[21],"automatically":[22],"generated":[23],"supergates":[24,86],"methodologies.":[25],"The":[26,73],"results":[27],"indicate":[28],"that":[29],"supergate-based":[30],"designs":[31],"reduce":[32],"the":[33,39,48,54,68,79,89],"average":[34,53],"power":[35,91],"in":[36,52,64],"84.4%":[37],"of":[38,67,75],"studied":[40,70],"cases":[41],"while":[42],"reducing":[43],"area":[44],"by":[45,58],"12.9%.":[46],"Despite":[47],"supergate":[49],"design":[50],"increasing":[51],"circuit":[55],"critical":[56],"delay":[57],"5.8%,":[59],"it":[60],"achieves":[61],"better":[62],"power-delay-product":[63],"2823":[65],"(70.9%)":[66],"3982":[69],"functions.":[72],"reduction":[74],"levels":[77],"is":[78],"main":[80],"factor":[81],"for":[82],"gains":[83],"obtained":[84],"due":[87],"glitch":[90],"reduction.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}