{"id":"https://openalex.org/W4312239443","doi":"https://doi.org/10.1109/iscas48785.2022.9937573","title":"The Impact of Logic Gates Susceptibility in Overall Circuit Reliability Analysis","display_name":"The Impact of Logic Gates Susceptibility in Overall Circuit Reliability Analysis","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312239443","doi":"https://doi.org/10.1109/iscas48785.2022.9937573"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937573","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049942533","display_name":"Matheus F. Pontes","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Matheus F. Pontes","raw_affiliation_strings":["Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041893386","display_name":"Ingrid F. V. Oliveira","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ingrid F. V. Oliveira","raw_affiliation_strings":["Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050219794","display_name":"Rafael B. Schvittz","orcid":null},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rafael B. Schvittz","raw_affiliation_strings":["Centro de Ciências Computacionais - Universidade Federal do Rio Grande - FURG,Rio Grande,Brazil"],"affiliations":[{"raw_affiliation_string":"Centro de Ciências Computacionais - Universidade Federal do Rio Grande - FURG,Rio Grande,Brazil","institution_ids":["https://openalex.org/I126460647"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. Rosa","raw_affiliation_strings":["Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil"],"affiliations":[{"raw_affiliation_string":"Centro de Desenvolvimento Tecnológico - Universidade Federal de Pelotas - UFPel,Pelotas,Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062131940","display_name":"Paulo F. Butzen","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Paulo F. Butzen","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul - UFRGS,Departamento de Eng. Elétrica,Porto Alegre,Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul - UFRGS,Departamento de Eng. Elétrica,Porto Alegre,Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049942533"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":2.2532,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.89670869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1610","last_page":"1614"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7441885471343994},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6991115808486938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5565040707588196},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5324286818504333},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.49348628520965576},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.4832768738269806},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.47454580664634705},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4423998296260834},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43077513575553894},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32170242071151733},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24267452955245972},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2153720259666443},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16100451350212097},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.14456099271774292},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.13293346762657166}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7441885471343994},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6991115808486938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5565040707588196},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5324286818504333},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.49348628520965576},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.4832768738269806},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.47454580664634705},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4423998296260834},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43077513575553894},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32170242071151733},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24267452955245972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2153720259666443},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16100451350212097},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.14456099271774292},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.13293346762657166},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937573","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937573","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1998921161","https://openalex.org/W2027192892","https://openalex.org/W2070566315","https://openalex.org/W2071310017","https://openalex.org/W2106814045","https://openalex.org/W2112173236","https://openalex.org/W2124618076","https://openalex.org/W2144038574","https://openalex.org/W2242458479","https://openalex.org/W2767797438","https://openalex.org/W2770265919","https://openalex.org/W2901204029","https://openalex.org/W2908226073","https://openalex.org/W2914912488","https://openalex.org/W2993577165","https://openalex.org/W3046761372","https://openalex.org/W3123856488","https://openalex.org/W3126470524","https://openalex.org/W3135033477","https://openalex.org/W3149090291","https://openalex.org/W3154546322","https://openalex.org/W3156278122","https://openalex.org/W3192443831","https://openalex.org/W4226424535"],"related_works":["https://openalex.org/W2081199158","https://openalex.org/W4304609471","https://openalex.org/W3000250676","https://openalex.org/W2109864180","https://openalex.org/W2163600392","https://openalex.org/W2127120420","https://openalex.org/W4251189334","https://openalex.org/W4312239443","https://openalex.org/W2594283002","https://openalex.org/W3123856488"],"abstract_inverted_index":{"The":[0,96,125,147,157],"aggressive":[1],"technology":[2],"scaling":[3,18],"has":[4,38],"significantly":[5],"affected":[6],"the":[7,17,66,69,74,77,83,103,106,110,113,119,140,145,151,155,172],"circuit":[8,30,159],"reliability.":[9],"Several":[10],"techniques":[11,48],"have":[12,49],"been":[13,41],"explored":[14],"to":[15,139],"mitigate":[16],"effects":[19],"and":[20,34],"guarantee":[21],"a":[22,35,100,165,176],"satisfactory":[23],"reliability":[24,31,46,54,63,84,104,114,129,135],"level.":[25],"In":[26],"this":[27,123],"context,":[28],"estimating":[29],"is":[32,181],"crucial":[33],"challenge":[36],"that":[37,59],"not":[39],"yet":[40],"overcome.":[42],"For":[43],"decades,":[44],"traditional":[45],"estimation":[47],"used":[50,148],"fixed":[51,61,128],"logic":[52,79,94,132],"gates":[53,133,143,163,180],"values.":[55],"Recently,":[56],"methods":[57],"demonstrate":[58],"using":[60],"gate":[62,80],"values":[64,130,136],"compromises":[65],"accuracy":[67],"of":[68,76,85,93,105,122,127,142,154,169,179],"analysis.":[70],"This":[71],"work":[72],"evaluates":[73],"impact":[75],"estimated":[78],"susceptibility":[81],"in":[82,102,112,144,167],"several":[86],"benchmarks":[87],"circuits":[88],"mapped":[89,160,174],"with":[90,161,175],"different":[91],"sets":[92],"gates.":[95,156],"obtained":[97],"results":[98],"show":[99],"discrepancy":[101],"same":[107,158],"circuit.":[108,146],"However,":[109],"change":[111],"behavior":[115],"may":[116],"be":[117],"considered":[118],"main":[120],"contribution":[121],"work.":[124],"utilization":[126],"for":[131],"provides":[134],"inversely":[137],"proportional":[138],"number":[141],"approach":[149],"captures":[150],"logical":[152],"characteristics":[153],"basic":[162],"presents":[164],"difference":[166],"MTBF":[168],"20%,":[170],"while":[171],"one":[173],"complex":[177],"set":[178],"bigger":[182],"than":[183],"70%.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2}],"updated_date":"2026-01-28T23:14:49.684275","created_date":"2025-10-10T00:00:00"}