{"id":"https://openalex.org/W4312515025","doi":"https://doi.org/10.1109/iscas48785.2022.9937565","title":"Experimental and Theoretical Analysis of Stateful Logic in Passive and Active Crossbar Arrays for Computation-in-Memory","display_name":"Experimental and Theoretical Analysis of Stateful Logic in Passive and Active Crossbar Arrays for Computation-in-Memory","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312515025","doi":"https://doi.org/10.1109/iscas48785.2022.9937565"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937565","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054699682","display_name":"Christopher Bengel","orcid":"https://orcid.org/0000-0002-2892-9837"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christopher Bengel","raw_affiliation_strings":["Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen,Aachen,Germany"],"affiliations":[{"raw_affiliation_string":"Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615149","display_name":"Stefan Wiefels","orcid":"https://orcid.org/0000-0003-2820-9677"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stefan Wiefels","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-7) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-7) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026793583","display_name":"Vikas Rana","orcid":"https://orcid.org/0000-0001-5432-0286"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vikas Rana","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-10) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-10) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109255263","display_name":"Hsin-Yu Chen","orcid":"https://orcid.org/0009-0007-9310-4122"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hsin-Yu Chen","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-10) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-10) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037261108","display_name":"Qing\u2010Tai Zhao","orcid":"https://orcid.org/0000-0002-2794-2757"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Qing-Tai Zhao","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-9) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-9) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798324","display_name":"Rainer Waser","orcid":"https://orcid.org/0000-0002-9080-8980"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Waser","raw_affiliation_strings":["Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen &#x0026; Peter Gr&#x00FC;berg Institut (PGI-7&#x0026;10) Forschungszentrum J&#x00FC;lich"],"affiliations":[{"raw_affiliation_string":"Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen &#x0026; Peter Gr&#x00FC;berg Institut (PGI-7&#x0026;10) Forschungszentrum J&#x00FC;lich","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054289801","display_name":"Henriette Padberg","orcid":"https://orcid.org/0009-0009-9012-4202"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Henriette Padberg","raw_affiliation_strings":["Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen,Aachen,Germany"],"affiliations":[{"raw_affiliation_string":"Institut f&#x00FC;r Werkstoffe der Elektrotechnik II RWTH Aachen,Aachen,Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084018585","display_name":"Fengben Xi","orcid":"https://orcid.org/0000-0002-1616-1525"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fengben Xi","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-9) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-9) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070287728","display_name":"Stephan Menzel","orcid":"https://orcid.org/0000-0002-4258-2673"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stephan Menzel","raw_affiliation_strings":["Peter Gr&#x00FC;berg Institut (PGI-7) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany"],"affiliations":[{"raw_affiliation_string":"Peter Gr&#x00FC;berg Institut (PGI-7) Forschungszentrum J&#x00FC;lich,J&#x00FC;lich,Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5054699682"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.6445,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61906009,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2792","last_page":"2796"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6788665056228638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6566616892814636},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.654632568359375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5377855896949768},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5222378969192505},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.5189840197563171},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46134641766548157},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45351946353912354},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4206651449203491},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32694536447525024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2647157311439514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18313777446746826},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10500609874725342}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6788665056228638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6566616892814636},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.654632568359375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5377855896949768},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5222378969192505},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.5189840197563171},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46134641766548157},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45351946353912354},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4206651449203491},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32694536447525024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2647157311439514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18313777446746826},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10500609874725342},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937565","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2074357625","https://openalex.org/W2081729575","https://openalex.org/W2664249309","https://openalex.org/W2727914278","https://openalex.org/W2738894409","https://openalex.org/W2773402673","https://openalex.org/W2805362231","https://openalex.org/W2890584292","https://openalex.org/W2912011089","https://openalex.org/W2915308240","https://openalex.org/W2921351161","https://openalex.org/W2965096498","https://openalex.org/W2965806839","https://openalex.org/W3001684375","https://openalex.org/W3004007744","https://openalex.org/W3038129536","https://openalex.org/W3039182055","https://openalex.org/W3047109430","https://openalex.org/W3082899001","https://openalex.org/W3128753043","https://openalex.org/W3141689620","https://openalex.org/W3158900345","https://openalex.org/W3168324241","https://openalex.org/W3179032314","https://openalex.org/W6783749965"],"related_works":["https://openalex.org/W2015497999","https://openalex.org/W2171130799","https://openalex.org/W2015477599","https://openalex.org/W2005875039","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W2516929886","https://openalex.org/W4317826599","https://openalex.org/W2612269878"],"abstract_inverted_index":{"As":[0],"the":[1,28,76,80,85,90,101,135,142,146,154,158],"cost":[2],"of":[3,84,92,103,134,145],"keeping":[4],"Moore\u2019s":[5],"law":[6],"alive":[7],"is":[8,125],"ever":[9],"increasing,":[10],"unconventional":[11],"device":[12],"and":[13,22,47,82,106,119],"circuit":[14],"concepts":[15],"are":[16,33,58,72],"being":[17,31],"explored,":[18],"both":[19,43],"in":[20,23,61,66,117,157],"industry":[21],"academic":[24],"research":[25],"arena.":[26],"Among":[27],"new":[29],"devices":[30,57,87],"explored":[32],"two":[34],"terminals":[35],"redox-based":[36],"memristive":[37,77,86,136,159],"devices,":[38],"which":[39],"can":[40,149],"function":[41],"as":[42],"a":[44,48,62,111,129],"nonvolatile":[45],"memory":[46],"computing":[49],"element.":[50],"For":[51],"enabling":[52],"Computation-in-Memory":[53],"(CIM)":[54],"concepts,":[55],"these":[56],"generally":[59],"integrated":[60],"passive":[63,118],"configuration":[64],"or":[65],"an":[67],"active":[68,120],"configuration,":[69],"where":[70],"transistors":[71],"employed":[73],"together":[74],"with":[75],"switches.":[78],"However,":[79],"reliability":[81],"variability":[83,109,156],"might":[88],"impact":[89,102],"performance":[91],"CIM":[93],"circuits.":[94],"In":[95],"this":[96],"work,":[97],"we":[98],"experimentally":[99],"demonstrate":[100],"device-to-device":[104],"(D2D)":[105],"cycle-to-cycle":[107],"(C2C)":[108],"on":[110],"simple":[112],"IMPLY":[113],"logic":[114,147],"gate":[115],"realized":[116],"configurations.":[121],"The":[122],"experimental":[123],"data":[124],"theoretically":[126],"verified":[127],"by":[128,152],"physics":[130],"based":[131],"Verilog-A":[132],"model":[133],"devices.":[137,160],"Our":[138],"findings":[139],"suggest":[140],"that":[141],"success":[143],"rate":[144],"operation":[148],"be":[150],"increased":[151],"exploiting":[153],"D2D":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
