{"id":"https://openalex.org/W4313184548","doi":"https://doi.org/10.1109/iscas48785.2022.9937557","title":"MatPIM: Accelerating Matrix Operations with Memristive Stateful Logic","display_name":"MatPIM: Accelerating Matrix Operations with Memristive Stateful Logic","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4313184548","doi":"https://doi.org/10.1109/iscas48785.2022.9937557"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937557","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040576890","display_name":"Orian Leitersdorf","orcid":"https://orcid.org/0000-0002-3068-7638"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Orian Leitersdorf","raw_affiliation_strings":["Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043586560","display_name":"Ronny Ronen","orcid":"https://orcid.org/0000-0002-0341-284X"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ronny Ronen","raw_affiliation_strings":["Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014138496","display_name":"Shahar Kvatinsky","orcid":"https://orcid.org/0000-0001-7277-7271"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Shahar Kvatinsky","raw_affiliation_strings":["Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology,Viterbi Faculty of Electrical and Computer Engineering,Haifa,Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040576890"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":1.9345,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87581057,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7035031318664551},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.5748810172080994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.550764262676239},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.5190364122390747},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5034701228141785},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4637482762336731},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.4325551390647888},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.42896467447280884},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4279571771621704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41207054257392883},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.21551772952079773},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13160356879234314},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.10234779119491577}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7035031318664551},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.5748810172080994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.550764262676239},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.5190364122390747},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5034701228141785},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4637482762336731},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.4325551390647888},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.42896467447280884},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4279571771621704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41207054257392883},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.21551772952079773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13160356879234314},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.10234779119491577},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937557","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322252","display_name":"Israel Science Foundation","ror":"https://ror.org/04sazxf24"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W2025674646","https://openalex.org/W2035476608","https://openalex.org/W2081729575","https://openalex.org/W2162651880","https://openalex.org/W2269491305","https://openalex.org/W2292947187","https://openalex.org/W2300242332","https://openalex.org/W2770634378","https://openalex.org/W2799942529","https://openalex.org/W2810804228","https://openalex.org/W2885064169","https://openalex.org/W2900379535","https://openalex.org/W2949989598","https://openalex.org/W2966470162","https://openalex.org/W2971920536","https://openalex.org/W3008515144","https://openalex.org/W3038129536","https://openalex.org/W3042167479","https://openalex.org/W3106213055","https://openalex.org/W3128023472","https://openalex.org/W3129551008","https://openalex.org/W3176270230","https://openalex.org/W3184976412","https://openalex.org/W3201976259","https://openalex.org/W3207965708","https://openalex.org/W3211559491","https://openalex.org/W4205341159","https://openalex.org/W4211211399","https://openalex.org/W4245143813","https://openalex.org/W6798996759","https://openalex.org/W6801477024"],"related_works":["https://openalex.org/W2225983048","https://openalex.org/W2372139915","https://openalex.org/W2596457687","https://openalex.org/W4287593139","https://openalex.org/W3099313426","https://openalex.org/W752783541","https://openalex.org/W1516189266","https://openalex.org/W2093666864","https://openalex.org/W4378602953","https://openalex.org/W4312443197"],"abstract_inverted_index":{"The":[0],"emerging":[1],"memristive":[2,12,37,124],"Memory":[3],"Processing":[4],"Unit":[5],"(mMPU)":[6],"overcomes":[7,153],"the":[8,25,28,53,62,91,96,114,154,169],"memory":[9],"wall":[10],"through":[11],"devices":[13],"that":[14,152],"unite":[15],"storage":[16],"and":[17,59,86,110,168],"logic":[18,41],"for":[19,77,148],"real":[20],"processing-in-memory":[21],"(PIM)":[22],"systems.":[23],"At":[24],"core":[26],"of":[27,56],"mMPU":[29,79],"is":[30,34],"stateful":[31],"logic,":[32],"which":[33,145],"accelerated":[35],"with":[36,42,64,126],"partitions":[38,125],"to":[39],"enable":[40],"massive":[43],"inherent":[44,92],"parallelism":[45],"within":[46],"crossbar":[47],"arrays.":[48],"This":[49],"paper":[50],"vastly":[51],"accelerates":[52],"fundamental":[54],"operations":[55],"matrix-vector":[57,100,119],"multiplication":[58,101,109,120],"convolution":[60],"in":[61,95,157],"mMPU,":[63],"either":[65],"full-precision":[66,99,150],"or":[67],"binary":[68,118,172],"elements.":[69],"These":[70],"proposed":[71],"algorithms":[72],"establish":[73],"an":[74],"efficient":[75],"foundation":[76],"large-scale":[78],"applications":[80],"such":[81],"as":[82],"neural-networks,":[83],"image":[84],"processing,":[85],"numerical":[87],"methods.":[88],"We":[89,112],"overcome":[90],"asymmetry":[93,155],"limitation":[94,156],"previous":[97,134,166,177],"in-memory":[98,117,142],"solutions":[102],"by":[103,122],"utilizing":[104,123],"techniques":[105],"from":[106],"block":[107],"matrix":[108],"reduction.":[111],"present":[113,139],"first":[115,170],"fast":[116,171],"algorithm":[121,151,173],"a":[127,140,149],"tree-based":[128],"popcount":[129],"reduction":[130],"(39$\\times$":[131],"faster":[132,164,175],"than":[133,165,176],"work).":[135,178],"For":[136],"convolution,":[137,158],"we":[138,146],"novel":[141],"input-parallel":[143],"concept":[144],"utilize":[147],"while":[159],"also":[160],"improving":[161],"latency":[162],"(2$\\times$":[163],"work),":[167],"(12$\\times$":[174]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}