{"id":"https://openalex.org/W4312857285","doi":"https://doi.org/10.1109/iscas48785.2022.9937514","title":"Hybrid CMOS-RRAM Spiking CNNs with Time-Domain Max-pooling and Integrator Re-use","display_name":"Hybrid CMOS-RRAM Spiking CNNs with Time-Domain Max-pooling and Integrator Re-use","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312857285","doi":"https://doi.org/10.1109/iscas48785.2022.9937514"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937514","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006606922","display_name":"Anuar Dorzhigulov","orcid":"https://orcid.org/0009-0005-6475-5490"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anuar Dorzhigulov","raw_affiliation_strings":["University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050054157","display_name":"Shubham Mishra","orcid":null},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shubham Mishra","raw_affiliation_strings":["University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028809607","display_name":"Vishal Saxena","orcid":"https://orcid.org/0000-0002-5080-917X"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishal Saxena","raw_affiliation_strings":["University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Delaware,Department of Electrical and Computer Engineering,Newark,DE,USA,19716","institution_ids":["https://openalex.org/I86501945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":0.9568,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7240884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1828","last_page":"1832"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8443640470504761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7536320686340332},{"id":"https://openalex.org/keywords/pooling","display_name":"Pooling","score":0.7534084320068359},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7454843521118164},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7140457630157471},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5515124201774597},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.537127673625946},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49863481521606445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4911458194255829},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.41475462913513184},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4130960702896118},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3641398549079895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3537076413631439},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3161309063434601},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27850452065467834},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15062811970710754},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10379081964492798},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1002366840839386},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08449578285217285}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8443640470504761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7536320686340332},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.7534084320068359},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7454843521118164},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7140457630157471},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5515124201774597},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.537127673625946},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49863481521606445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4911458194255829},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.41475462913513184},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4130960702896118},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3641398549079895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3537076413631439},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3161309063434601},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27850452065467834},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15062811970710754},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10379081964492798},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1002366840839386},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08449578285217285},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937514","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2122640006","https://openalex.org/W2123045220","https://openalex.org/W2798808759","https://openalex.org/W2960778947","https://openalex.org/W2968365336","https://openalex.org/W3015982917","https://openalex.org/W3016048022","https://openalex.org/W3091740059","https://openalex.org/W3095988771","https://openalex.org/W3112331435","https://openalex.org/W3158531670","https://openalex.org/W3183264033","https://openalex.org/W6638444622","https://openalex.org/W6677995690"],"related_works":["https://openalex.org/W4386475142","https://openalex.org/W2793181810","https://openalex.org/W2806638311","https://openalex.org/W2891417865","https://openalex.org/W2912892722","https://openalex.org/W1967489488","https://openalex.org/W2893723691","https://openalex.org/W2517651798","https://openalex.org/W2790329865","https://openalex.org/W2785635065"],"abstract_inverted_index":{"Spiking":[0,36],"Neural":[1,26,38],"Networks":[2,27,39],"shows":[3],"promising":[4],"results":[5],"as":[6,41],"the":[7,42,65,116,122],"architecture":[8,44],"of":[9,24,31,54,121],"choice":[10],"for":[11,45],"realizing":[12],"neuromorphic":[13,51],"circuits":[14,132],"based":[15],"on":[16,50,126],"emerging":[17],"nonvolatile":[18],"memory":[19],"devices.":[20,149],"High":[21],"classification":[22],"performance":[23],"Convolutional":[25,37],"(CNNs)":[28],"in":[29,84,97],"processing":[30,49],"unstructured":[32],"visual":[33,47],"data":[34,48],"render":[35],"(SCNNs)":[40],"preferred":[43],"energy-efficient":[46],"system-on-a-chip.":[52],"Mapping":[53],"CNN":[55],"operation":[56,83],"to":[57],"CMOS/RRAM":[58],"arrays":[59],"has":[60],"recently":[61],"gained":[62],"attention":[63],"but":[64,88],"prior":[66],"proposed":[67,123],"architectures/circuits":[68],"have":[69],"been":[70],"realized":[71,125],"with":[72,109,130,141],"incomplete":[73],"functionality":[74],"and":[75,112],"peripheral":[76,131],"circuit":[77,108],"considerations.":[78],"Max-Pooling":[79,111],"is":[80],"an":[81,85],"essential":[82],"SCNN":[86,107,124],"layer,":[87],"it":[89],"incurs":[90],"significant":[91],"area":[92],"overhead":[93],"when":[94],"implemented":[95],"directly":[96],"RRAM/CMOS.":[98],"In":[99],"this":[100],"work,":[101],"we":[102],"propose":[103],"a":[104,127,136],"novel":[105],"area-efficient":[106],"temporal":[110],"integrator":[113],"sharing":[114],"across":[115],"input":[117],"features.":[118],"Transistor-level":[119],"simulations":[120],"crossbar":[128],"array":[129],"are":[133],"presented":[134],"using":[135],"hybrid":[137],"130nm":[138],"CMOS":[139],"technology":[140],"BEOL":[142],"integrated":[143],"HfO":[144],"<inf":[145],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[146],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">x</inf>":[147],"RRAM":[148]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}