{"id":"https://openalex.org/W4312614882","doi":"https://doi.org/10.1109/iscas48785.2022.9937495","title":"A Fully Synthesizable Dynamic Latched Comparator with Reduced Kickback Noise","display_name":"A Fully Synthesizable Dynamic Latched Comparator with Reduced Kickback Noise","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312614882","doi":"https://doi.org/10.1109/iscas48785.2022.9937495"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937495","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100400749","display_name":"Min Li","orcid":"https://orcid.org/0000-0002-6162-7742"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Min Li","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100440604","display_name":"Jue Wang","orcid":"https://orcid.org/0000-0002-3641-3136"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jue Wang","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101769717","display_name":"Xu Cheng","orcid":"https://orcid.org/0000-0002-4436-3968"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Cheng","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006214126","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0009-0001-9928-8782"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,201203","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100400749"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.6413,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65147858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2876","last_page":"2880"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.9276193976402283},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6314924359321594},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6260133981704712},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6053357124328613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5821412801742554},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5404613018035889},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4675558805465698},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38211533427238464},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2709944546222687},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2524607181549072}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.9276193976402283},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6314924359321594},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6260133981704712},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6053357124328613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5821412801742554},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5404613018035889},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4675558805465698},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38211533427238464},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2709944546222687},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2524607181549072},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937495","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1968632892","https://openalex.org/W1984916782","https://openalex.org/W2024085293","https://openalex.org/W2041000694","https://openalex.org/W2094024001","https://openalex.org/W2128750263","https://openalex.org/W2736714494","https://openalex.org/W2786091309","https://openalex.org/W2800836468","https://openalex.org/W3013689876","https://openalex.org/W3116691530","https://openalex.org/W3161219035","https://openalex.org/W3199545425","https://openalex.org/W6646176048"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526","https://openalex.org/W2161229876","https://openalex.org/W4361799621"],"abstract_inverted_index":{"This":[0],"paper":[1,57],"presents":[2],"a":[3],"novel":[4],"fully":[5],"synthesizable":[6,48,77],"dynamic":[7,15,78],"latched":[8,16,79],"comparator":[9,17,105],"with":[10,114],"reduced":[11,89],"kickback":[12,30,34,84,109],"noise.":[13,31],"A":[14],"is":[18],"attractive":[19],"to":[20,47,63,91],"low":[21],"power":[22],"and":[23],"high":[24],"speed":[25],"applications,":[26],"but":[27],"suffers":[28],"from":[29],"Although":[32],"several":[33],"noise":[35,85,110],"reduction":[36],"techniques":[37],"have":[38],"been":[39],"widely":[40],"used,":[41],"none":[42],"of":[43,74,111,116],"them":[44],"can":[45,86],"apply":[46],"design":[49],"flow.":[50],"Inspired":[51],"by":[52],"the":[53,65,71,75,83,92,102,107,119],"isolation":[54,94],"technique,":[55],"this":[56],"employs":[58],"OAI22":[59],"(4-input":[60],"OR-AND-INVERT)":[61],"gates":[62,69],"replace":[64],"NAND3":[66],"(3-input":[67],"NAND)":[68],"in":[70,96,99,118],"input":[72],"stage":[73],"conventional":[76],"comparator,":[80],"so":[81],"that":[82,115],"be":[87],"significantly":[88],"due":[90],"inherent":[93],"transistor":[95],"OAI22.":[97],"Simulated":[98],"28nm":[100],"process,":[101],"proposed":[103],"OAI22-based":[104],"achieves":[106],"maximum":[108],"8.63mV,":[112],"compared":[113],"46.16mV":[117],"NAND3-based":[120],"counterpart.":[121]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}