{"id":"https://openalex.org/W4312858213","doi":"https://doi.org/10.1109/iscas48785.2022.9937479","title":"A Fast Locking Ring Oscillator Based Fractional-N DPLL With an Assistance From a LUT-Based FSM","display_name":"A Fast Locking Ring Oscillator Based Fractional-N DPLL With an Assistance From a LUT-Based FSM","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312858213","doi":"https://doi.org/10.1109/iscas48785.2022.9937479"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937479","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071824167","display_name":"Zeeshan Ali","orcid":"https://orcid.org/0000-0003-4660-4822"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zeeshan Ali","raw_affiliation_strings":["IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042888819","display_name":"Pallavi Paliwal","orcid":"https://orcid.org/0000-0002-4821-5284"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pallavi Paliwal","raw_affiliation_strings":["IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034836696","display_name":"Rupesh Lad","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rupesh Lad","raw_affiliation_strings":["IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054076714","display_name":"Dhanraj Bhukya","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dhanraj Bhukya","raw_affiliation_strings":["IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000277012","display_name":"Shalabh Gupta","orcid":"https://orcid.org/0000-0001-5988-9420"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shalabh Gupta","raw_affiliation_strings":["IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Bombay,Department of Electrical Engineering,Mumbai,India,400076","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2745","last_page":"2749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7655632495880127},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6931290030479431},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.6361294984817505},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6285995841026306},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6284013986587524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49864959716796875},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.4559186100959778},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4447498917579651},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4375007748603821},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4107821583747864},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3529145121574402},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.276037335395813},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1889389157295227},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.1539740264415741},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.08685660362243652}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7655632495880127},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6931290030479431},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.6361294984817505},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6285995841026306},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6284013986587524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49864959716796875},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.4559186100959778},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4447498917579651},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4375007748603821},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4107821583747864},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3529145121574402},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.276037335395813},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1889389157295227},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.1539740264415741},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.08685660362243652},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937479","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1552094772","https://openalex.org/W1571758417","https://openalex.org/W2017690880","https://openalex.org/W2096549014","https://openalex.org/W2114938348","https://openalex.org/W2139625690","https://openalex.org/W2163268258","https://openalex.org/W2560680290","https://openalex.org/W2802930401","https://openalex.org/W2996590588","https://openalex.org/W3028280451","https://openalex.org/W3095086756","https://openalex.org/W3117240715","https://openalex.org/W3133530612","https://openalex.org/W4248108322"],"related_works":["https://openalex.org/W2013112440","https://openalex.org/W1964368887","https://openalex.org/W4385412989","https://openalex.org/W2253007884","https://openalex.org/W1481111971","https://openalex.org/W2757562260","https://openalex.org/W1988254802","https://openalex.org/W2558159544","https://openalex.org/W1971399211","https://openalex.org/W2143205859"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,9,44,101],"hybrid":[3],"phase-detection":[4],"based":[5,13,65],"switching":[6],"controller":[7],"incorporating":[8],"look-up":[10],"table":[11],"(LUT)":[12],"finite":[14],"state":[15],"machine":[16],"(FSM).":[17],"This":[18],"FSM":[19],"can":[20,99],"help":[21],"in":[22,27,56,73],"improving":[23],"the":[24,37,74,86,90,93],"settling":[25,34,103],"response":[26],"fractional-N":[28,67],"digital":[29],"phase-locked":[30],"loops":[31],"(DPLLs).":[32],"The":[33,79],"time":[35,104],"of":[36,85,97,105,115],"DPLL":[38,68],"is":[39],"further":[40],"improved":[41],"by":[42],"using":[43],"grey":[45],"counter-based":[46,58],"coarse":[47],"time-to-digital":[48],"converter":[49],"(TDC),":[50],"which":[51],"avoids":[52],"metastability":[53],"issues":[54],"arising":[55],"binary":[57],"TDC.":[59],"A":[60],"2.7-5.5":[61],"GHz":[62],"gear-shift":[63],"mechanism":[64],"ring-oscillator":[66],"(FNDPLL)":[69],"has":[70],"been":[71],"implemented":[72],"CMOS":[75],"65-nm":[76],"LL":[77],"technology.":[78],"MATLAB":[80],"and":[81],"cadence":[82],"simulation":[83],"results":[84],"FNDPLL":[87],"show":[88],"that":[89],"system":[91],"with":[92,112],"reference":[94],"clock":[95],"($F_{r\\mathrm{e}f}$)":[96],"100MHz":[98],"achieve":[100],"worst-case":[102],"3$\\mu$s":[106],"over":[107],"an":[108],"octave":[109],"tuning":[110],"range":[111],"28":[113],"mW":[114],"power":[116],"consumption.":[117]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}