{"id":"https://openalex.org/W4312468999","doi":"https://doi.org/10.1109/iscas48785.2022.9937446","title":"Design of A New Memristive-Based Architecture Using VTM Method","display_name":"Design of A New Memristive-Based Architecture Using VTM Method","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312468999","doi":"https://doi.org/10.1109/iscas48785.2022.9937446"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937446","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064059133","display_name":"Farzad Mozafari","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farzad Mozafari","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada","Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116239815","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0009-0006-4046-2121"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada","Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Windsor,Department of Electrical and Computer Engineering,Windsor,Ontario,Canada","institution_ids":["https://openalex.org/I74413500"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100833525","display_name":"Arash Ahmadi","orcid":"https://orcid.org/0000-0001-5094-5967"},"institutions":[{"id":"https://openalex.org/I67031392","display_name":"Carleton University","ror":"https://ror.org/02qtvee93","country_code":"CA","type":"education","lineage":["https://openalex.org/I67031392"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Ahmadi","raw_affiliation_strings":["Carleton University,Department of Electronics,Ottawa,Ontario,Canada","Department of Electronics, Carleton University, Ottawa, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Carleton University,Department of Electronics,Ottawa,Ontario,Canada","institution_ids":["https://openalex.org/I67031392"]},{"raw_affiliation_string":"Department of Electronics, Carleton University, Ottawa, Ontario, Canada","institution_ids":["https://openalex.org/I67031392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064059133"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.9667,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72136892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"980","last_page":"984"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8146069049835205},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7071353793144226},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6744264364242554},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6521514058113098},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6448879837989807},{"id":"https://openalex.org/keywords/diagonal","display_name":"Diagonal","score":0.5659215450286865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5501339435577393},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5488969087600708},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5162798762321472},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4826924800872803},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4754335880279541},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.4739299416542053},{"id":"https://openalex.org/keywords/novelty","display_name":"Novelty","score":0.45741647481918335},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4401491582393646},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31046998500823975},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24066707491874695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22117683291435242},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18638253211975098},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16354835033416748}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8146069049835205},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7071353793144226},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6744264364242554},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6521514058113098},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6448879837989807},{"id":"https://openalex.org/C130367717","wikidata":"https://www.wikidata.org/wiki/Q189791","display_name":"Diagonal","level":2,"score":0.5659215450286865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5501339435577393},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5488969087600708},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5162798762321472},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4826924800872803},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4754335880279541},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.4739299416542053},{"id":"https://openalex.org/C2778738651","wikidata":"https://www.wikidata.org/wiki/Q16546687","display_name":"Novelty","level":2,"score":0.45741647481918335},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4401491582393646},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31046998500823975},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24066707491874695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22117683291435242},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18638253211975098},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16354835033416748},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C27206212","wikidata":"https://www.wikidata.org/wiki/Q34178","display_name":"Theology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937446","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1964133539","https://openalex.org/W2018774711","https://openalex.org/W2056475144","https://openalex.org/W2072992994","https://openalex.org/W2081489694","https://openalex.org/W2107910442","https://openalex.org/W2171956063","https://openalex.org/W2431884816","https://openalex.org/W2549589239","https://openalex.org/W2565220811","https://openalex.org/W2603064927","https://openalex.org/W2611901458","https://openalex.org/W2765843240","https://openalex.org/W2793595879","https://openalex.org/W2803022042","https://openalex.org/W2810516261","https://openalex.org/W2877207791","https://openalex.org/W3200424893","https://openalex.org/W6736339276","https://openalex.org/W7024447007"],"related_works":["https://openalex.org/W2015497999","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W2516929886","https://openalex.org/W4253441086"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"design":[3],"of":[4,16,43],"a":[5],"memristive":[6],"crossbar":[7],"array":[8],"using":[9,23,40],"the":[10,24],"VTM-NAND":[11],"logic":[12],"gate.":[13],"The":[14],"novelty":[15],"this":[17],"work":[18],"is":[19],"its":[20],"diagonal":[21],"computations":[22],"proposed":[25],"cellular":[26],"arrangement":[27],"to":[28],"implement":[29],"various":[30],"logical":[31],"functions.":[32],"Some":[33],"circuit":[34],"examples":[35],"are":[36],"given":[37],"and":[38,49],"simulated":[39],"SPICE":[41],"model":[42],"memristor":[44],"with":[45],"nonlinear":[46],"dopant":[47],"drift":[48],"180":[50],"nm":[51],"complementary":[52],"metal":[53],"oxide":[54],"semiconductors":[55],"(CMOS)":[56],"technology.":[57]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}