{"id":"https://openalex.org/W4309125198","doi":"https://doi.org/10.1109/iscas48785.2022.9937347","title":"Multi-Channel FFT Architectures Designed via Folding and Interleaving","display_name":"Multi-Channel FFT Architectures Designed via Folding and Interleaving","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4309125198","doi":"https://doi.org/10.1109/iscas48785.2022.9937347"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937347","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020465856","display_name":"Nanda K. Unnikrishnan","orcid":"https://orcid.org/0000-0002-9623-9918"},"institutions":[{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]},{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nanda K. Unnikrishnan","raw_affiliation_strings":["University of Minnesota,Dept. Electrical and Computer Engineering,Minneapolis,MN,USA","Dept. Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Dept. Electrical and Computer Engineering,Minneapolis,MN,USA","institution_ids":["https://openalex.org/I130238516","https://openalex.org/I2800403580"]},{"raw_affiliation_string":"Dept. Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007884053","display_name":"Keshab K. Parhi","orcid":"https://orcid.org/0000-0001-6543-2793"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I2800403580","display_name":"University of Minnesota System","ror":"https://ror.org/03grvy078","country_code":"US","type":"education","lineage":["https://openalex.org/I2800403580"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keshab K. Parhi","raw_affiliation_strings":["University of Minnesota,Dept. Electrical and Computer Engineering,Minneapolis,MN,USA","Dept. Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Dept. Electrical and Computer Engineering,Minneapolis,MN,USA","institution_ids":["https://openalex.org/I130238516","https://openalex.org/I2800403580"]},{"raw_affiliation_string":"Dept. Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020465856"],"corresponding_institution_ids":["https://openalex.org/I130238516","https://openalex.org/I2800403580"],"apc_list":null,"apc_paid":null,"fwci":0.8591,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7450237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.8474130630493164},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.828010618686676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7746919393539429},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.7368766069412231},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.585466206073761},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.4547225832939148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4145217537879944},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3525702655315399},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25322407484054565},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10397407412528992},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10033297538757324},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09369790554046631},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.05514770746231079}],"concepts":[{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.8474130630493164},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.828010618686676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7746919393539429},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.7368766069412231},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.585466206073761},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.4547225832939148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4145217537879944},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3525702655315399},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25322407484054565},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10397407412528992},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10033297538757324},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09369790554046631},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.05514770746231079},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937347","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1567503803","https://openalex.org/W1970102347","https://openalex.org/W1999458318","https://openalex.org/W2017679534","https://openalex.org/W2035137327","https://openalex.org/W2046938074","https://openalex.org/W2075337706","https://openalex.org/W2083416315","https://openalex.org/W2097780146","https://openalex.org/W2104176873","https://openalex.org/W2114226430","https://openalex.org/W2115826266","https://openalex.org/W2121602084","https://openalex.org/W2122867301","https://openalex.org/W2170462172","https://openalex.org/W2612837107","https://openalex.org/W2756095346","https://openalex.org/W2759713288","https://openalex.org/W2943064193","https://openalex.org/W3179259833","https://openalex.org/W6675859611"],"related_works":["https://openalex.org/W2043941084","https://openalex.org/W2117014006","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W2382928216","https://openalex.org/W4225597454","https://openalex.org/W2503642292","https://openalex.org/W4309125198","https://openalex.org/W2001762851","https://openalex.org/W4367358550"],"abstract_inverted_index":{"Computing":[0],"the":[1,11,15,60],"FFT":[2,16,40,49],"of":[3,17,38,76],"a":[4,21,32,36],"single":[5],"channel":[6],"is":[7],"well":[8],"understood":[9],"in":[10,20,53,59],"literature.":[12],"However,":[13],"computing":[14],"multiple":[18],"channels":[19],"systematic":[22],"manner":[23],"has":[24],"not":[25],"been":[26],"fully":[27],"addressed.":[28],"This":[29],"paper":[30],"presents":[31],"framework":[33],"to":[34],"design":[35],"family":[37],"multi-channel":[39,48],"architectures":[41,50,57],"using":[42],"folding":[43,71],"and":[44,62,66],"interleaving.":[45],"Three":[46],"distinct":[47],"are":[51,67],"presented":[52],"this":[54],"paper.":[55],"These":[56],"differ":[58],"input":[61],"output":[63],"preprocessing":[64],"steps":[65],"based":[68],"on":[69],"different":[70,74],"sets,":[72],"i.e.,":[73],"orders":[75],"execution.":[77]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}