{"id":"https://openalex.org/W4312829648","doi":"https://doi.org/10.1109/iscas48785.2022.9937320","title":"Improving the performance of RISC-V softcores on FPGA by exploiting PVT variability and DVFS","display_name":"Improving the performance of RISC-V softcores on FPGA by exploiting PVT variability and DVFS","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312829648","doi":"https://doi.org/10.1109/iscas48785.2022.9937320"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937320","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084140879","display_name":"Endri Taka","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Endri Taka","raw_affiliation_strings":["National Technical University of Athens,ECE school,Athens,Greece,15780"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,ECE school,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]},{"id":"https://openalex.org/I4210094138","display_name":"University of West Attica","ror":"https://ror.org/00r2r5k05","country_code":"GR","type":"education","lineage":["https://openalex.org/I4210094138"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["National Technical University of Athens,ECE school,Athens,Greece,15780","ICE dpt., University of West Attica, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,ECE school,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]},{"raw_affiliation_string":"ICE dpt., University of West Attica, Athens, Greece","institution_ids":["https://openalex.org/I4210094138"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["National Technical University of Athens,ECE school,Athens,Greece,15780"],"affiliations":[{"raw_affiliation_string":"National Technical University of Athens,ECE school,Athens,Greece,15780","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5084140879"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.2145,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.380182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"793","issue":null,"first_page":"1595","last_page":"1599"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8409448266029358},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.830326497554779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.734931230545044},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6535998582839966},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5568895936012268},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5531201362609863},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3702685534954071},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36184096336364746},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.33728349208831787},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3322577178478241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32483726739883423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12807855010032654},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06752267479896545}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8409448266029358},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.830326497554779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.734931230545044},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6535998582839966},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5568895936012268},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5531201362609863},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3702685534954071},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36184096336364746},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.33728349208831787},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3322577178478241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32483726739883423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12807855010032654},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06752267479896545}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937320","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2130425801","https://openalex.org/W2153552399","https://openalex.org/W2187802606","https://openalex.org/W2778035233","https://openalex.org/W2791125398","https://openalex.org/W2914999631","https://openalex.org/W2971948544","https://openalex.org/W2988285977","https://openalex.org/W3090716251","https://openalex.org/W3158070370","https://openalex.org/W3196238133","https://openalex.org/W4251154776","https://openalex.org/W6746995361"],"related_works":["https://openalex.org/W4320058182","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2538644970","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W2092587530"],"abstract_inverted_index":{"Improving":[0],"RISC-V":[1,63,79,103],"processors":[2],"becomes":[3],"important":[4],"in":[5],"a":[6,46,97],"plethora":[7],"of":[8,11,37,60,102],"applications,":[9],"many":[10],"which":[12],"rely":[13],"exclusively":[14],"on":[15,45,66],"FPGA":[16],"fabric":[17],"to":[18,26,50,85],"achieve":[19],"custom":[20,47],"HW/SW":[21],"co-processing.":[22],"Our":[23,81],"approach":[24],"is":[25],"improve":[27],"softcore":[28],"implementations":[29],"by":[30],"also":[31],"accounting":[32],"for":[33,99],"the":[34,57],"PVT":[35],"peculiarities":[36],"each":[38],"underlying":[39],"FPGA.":[40],"The":[41],"proposed":[42],"method":[43],"bases":[44],"DVFS":[48],"technique":[49],"overcome":[51],"PVT-induced":[52],"guardbands,":[53],"in-the-field.":[54],"We":[55],"evaluate":[56],"potential":[58],"gains":[59],"an":[61],"example":[62],"HDL":[64],"core":[65],"Zynq":[67],"MPSoC":[68],"while":[69],"varying":[70],"multiple":[71],"parameters,":[72],"i.e.,":[73],"Voltage,":[74],"Frequency,":[75],"SW":[76],"benchmarks,":[77],"and":[78],"configurations.":[80],"exploration":[82],"indicates":[83],"up":[84],"75\u2013149%":[86],"throughput":[87],"increase":[88],"and/or":[89],"40%":[90],"power":[91],"decrease,":[92],"vs":[93],"STA,":[94],"along":[95],"with":[96],"need":[98],"careful":[100],"tuning":[101],"memory":[104],"size.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}