{"id":"https://openalex.org/W4312905956","doi":"https://doi.org/10.1109/iscas48785.2022.9937221","title":"Design Techniques of High Speed PHY using Highly compact FOVEROS Through Silicon Via","display_name":"Design Techniques of High Speed PHY using Highly compact FOVEROS Through Silicon Via","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312905956","doi":"https://doi.org/10.1109/iscas48785.2022.9937221"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937221","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004777886","display_name":"Sanjib Basu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sanjib Basu","raw_affiliation_strings":["IPG APAC Intel India Technology Pvt. Ltd,Bangalore,India","IPG APAC Intel India Technology Pvt. Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IPG APAC Intel India Technology Pvt. Ltd,Bangalore,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"IPG APAC Intel India Technology Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031772141","display_name":"Dror Lazar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Dror Lazar","raw_affiliation_strings":["IPG AMS Intel Israel Design Center,Haifa,Israel","IPG AMS Intel Israel Design Center, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"IPG AMS Intel Israel Design Center,Haifa,Israel","institution_ids":["https://openalex.org/I4210104622"]},{"raw_affiliation_string":"IPG AMS Intel Israel Design Center, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036893061","display_name":"Rupesh Pothineni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rupesh Pothineni","raw_affiliation_strings":["HSPE HPG Intel India Technology Pvt. Ltd,Bangalore,India","HSPE HPG Intel India Technology Pvt. Ltd, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"HSPE HPG Intel India Technology Pvt. Ltd,Bangalore,India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"HSPE HPG Intel India Technology Pvt. Ltd, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004777886"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.9673,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72728761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"2542","last_page":"2546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.9117037653923035},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7371110320091248},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.6562235951423645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.541779637336731},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5274895429611206},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.47149842977523804},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.46193328499794006},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44213494658470154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22940385341644287},{"id":"https://openalex.org/keywords/physical-layer","display_name":"Physical layer","score":0.17789915204048157},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1567201018333435},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12608295679092407},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.10969895124435425},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.107107013463974},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09889701008796692}],"concepts":[{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.9117037653923035},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7371110320091248},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.6562235951423645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.541779637336731},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5274895429611206},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.47149842977523804},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.46193328499794006},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44213494658470154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22940385341644287},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.17789915204048157},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1567201018333435},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12608295679092407},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.10969895124435425},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.107107013463974},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09889701008796692},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937221","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2019878126","https://openalex.org/W2087260692","https://openalex.org/W2982250197","https://openalex.org/W3005962614","https://openalex.org/W3015587302","https://openalex.org/W3018363946","https://openalex.org/W4233472607"],"related_works":["https://openalex.org/W2965410099","https://openalex.org/W4235454973","https://openalex.org/W4386105410","https://openalex.org/W2250058922","https://openalex.org/W2148913576","https://openalex.org/W3097351224","https://openalex.org/W2385649681","https://openalex.org/W2164938154","https://openalex.org/W1987899475","https://openalex.org/W2533759086"],"abstract_inverted_index":{"This":[0,23],"paper":[1,103],"presents":[2],"the":[3,29,33,41,46,76,85,125],"key":[4],"design":[5],"techniques":[6],"used":[7],"in":[8,12,28],"a":[9,13,93],"high-speed":[10],"PHY":[11,25,42,66,91,99,114,129],"3D":[14],"stacking":[15],"SOC":[16],"using":[17],"FOVEROS":[18],"Through":[19],"Silicon":[20],"Via":[21],"(TSV).":[22],"IO":[24],"is":[26],"placed":[27],"base":[30],"die":[31,78,87,138],"of":[32,75,84,122],"SOC.":[34],"It":[35,48],"needed":[36,50,68],"to":[37,43,45,51,60,69,97,123,128,133],"accommodate":[38,70],"TSV":[39,72,107],"inside":[40,113],"connect":[44],"package.":[47],"also":[49,67],"support":[52,61],"uBump":[53,74,109],"connectivity":[54],"for":[55],"its":[56],"signal":[57],"and":[58,73,108,115,130,141],"power":[59,79,139],"wafer":[62],"level":[63],"SORT":[64],"testing.":[65],"Power/Ground":[71],"top":[77,86,137],"delivery.":[80],"The":[81,102],"di/dt":[82,140],"noise":[83],"power/ground":[88],"though":[89],"this":[90,98],"posed":[92],"jitter":[94,143],"coupling":[95,132],"issue":[96],"PLL":[100,134],"inductor.":[101],"discusses":[104],"how":[105],"effectively":[106],"patterns":[110],"are":[111,119],"defined":[112],"other":[116],"layout":[117],"considerations":[118],"taken":[120],"care":[121],"minimize":[124,131],"performance":[126],"impact":[127],"inductor":[135],"from":[136],"meet":[142],"spec.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}