{"id":"https://openalex.org/W4312560809","doi":"https://doi.org/10.1109/iscas48785.2022.9937207","title":"Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures","display_name":"Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM Architectures","publication_year":2022,"publication_date":"2022-05-28","ids":{"openalex":"https://openalex.org/W4312560809","doi":"https://doi.org/10.1109/iscas48785.2022.9937207"},"language":"en","primary_location":{"id":"doi:10.1109/iscas48785.2022.9937207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937207","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067564596","display_name":"Corey Lammie","orcid":"https://orcid.org/0000-0001-5564-1356"},"institutions":[{"id":"https://openalex.org/I86467917","display_name":"James Cook University","ror":"https://ror.org/04gsp2c11","country_code":"AU","type":"education","lineage":["https://openalex.org/I86467917"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Corey Lammie","raw_affiliation_strings":["James Cook University,College of Science and Engineering,Queensland,Australia,4814"],"affiliations":[{"raw_affiliation_string":"James Cook University,College of Science and Engineering,Queensland,Australia,4814","institution_ids":["https://openalex.org/I86467917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077867821","display_name":"Jason K. Eshraghian","orcid":"https://orcid.org/0000-0002-5832-4054"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason K. Eshraghian","raw_affiliation_strings":["University of Michigan,Department of Electrical Engineering and Computer Science,Ann Arbor,USA,MI 48105"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Department of Electrical Engineering and Computer Science,Ann Arbor,USA,MI 48105","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103029090","display_name":"Chenqi Li","orcid":"https://orcid.org/0000-0002-0516-6988"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chenqi Li","raw_affiliation_strings":["University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada","Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012864861","display_name":"Amirali Amirsoleimani","orcid":"https://orcid.org/0000-0001-5760-6861"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amirali Amirsoleimani","raw_affiliation_strings":["York University,Department of Electrical Engineering and Compute Science,Toronto ON,Canada,M3J 1P3"],"affiliations":[{"raw_affiliation_string":"York University,Department of Electrical Engineering and Compute Science,Toronto ON,Canada,M3J 1P3","institution_ids":["https://openalex.org/I192455969"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021668898","display_name":"Roman Genov","orcid":"https://orcid.org/0000-0001-7506-1746"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Roman Genov","raw_affiliation_strings":["University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada","Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto,Department of Electrical and Computer Engineering,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066881061","display_name":"Wei L\u00fc","orcid":"https://orcid.org/0000-0003-4731-1976"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei D. Lu","raw_affiliation_strings":["University of Michigan,Department of Electrical Engineering and Computer Science,Ann Arbor,USA,MI 48105"],"affiliations":[{"raw_affiliation_string":"University of Michigan,Department of Electrical Engineering and Computer Science,Ann Arbor,USA,MI 48105","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009413337","display_name":"Mostafa Rahimi Azghadi","orcid":"https://orcid.org/0000-0001-7975-3985"},"institutions":[{"id":"https://openalex.org/I86467917","display_name":"James Cook University","ror":"https://ror.org/04gsp2c11","country_code":"AU","type":"education","lineage":["https://openalex.org/I86467917"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Mostafa Rahimi Azghadi","raw_affiliation_strings":["James Cook University,College of Science and Engineering,Queensland,Australia,4814"],"affiliations":[{"raw_affiliation_string":"James Cook University,College of Science and Engineering,Queensland,Australia,4814","institution_ids":["https://openalex.org/I86467917"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5067564596"],"corresponding_institution_ids":["https://openalex.org/I86467917"],"apc_list":null,"apc_paid":null,"fwci":1.9313,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87309645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1107","last_page":"1111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11128","display_name":"Transition Metal Oxide Nanomaterials","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2507","display_name":"Polymers and Plastics"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9382292032241821},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7324585914611816},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.621830940246582},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6012341976165771},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.46735548973083496},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4629427194595337},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.43927913904190063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43516016006469727},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42821845412254333},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2880198359489441},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24739906191825867},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1017700731754303},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09872043132781982}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9382292032241821},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7324585914611816},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.621830940246582},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6012341976165771},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.46735548973083496},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4629427194595337},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.43927913904190063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43516016006469727},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42821845412254333},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2880198359489441},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24739906191825867},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1017700731754303},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09872043132781982},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas48785.2022.9937207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas48785.2022.9937207","pdf_url":null,"source":{"id":"https://openalex.org/S4363604393","display_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1993163906","https://openalex.org/W2013028205","https://openalex.org/W2097117768","https://openalex.org/W2102255233","https://openalex.org/W2125514677","https://openalex.org/W2549139847","https://openalex.org/W2612375349","https://openalex.org/W2735426554","https://openalex.org/W2915589364","https://openalex.org/W2963163009","https://openalex.org/W2969116217","https://openalex.org/W2979411460","https://openalex.org/W3002647148","https://openalex.org/W3003821665","https://openalex.org/W3009615583","https://openalex.org/W3036901913","https://openalex.org/W3037092152","https://openalex.org/W3037601969","https://openalex.org/W3040302020","https://openalex.org/W3041090558","https://openalex.org/W3081302630","https://openalex.org/W3097855118","https://openalex.org/W3111367661","https://openalex.org/W3112740243","https://openalex.org/W3121823381","https://openalex.org/W3133862166","https://openalex.org/W3141728327","https://openalex.org/W3176606713","https://openalex.org/W3201645160","https://openalex.org/W4200037997","https://openalex.org/W4245795187","https://openalex.org/W4287812709","https://openalex.org/W4295312788","https://openalex.org/W6637373629","https://openalex.org/W6675347859","https://openalex.org/W6741582976","https://openalex.org/W6759263581","https://openalex.org/W6766978945","https://openalex.org/W6776464216"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3176428941","https://openalex.org/W3089883684","https://openalex.org/W4232634182","https://openalex.org/W4301187613","https://openalex.org/W2923038022","https://openalex.org/W3008646524","https://openalex.org/W4385624997","https://openalex.org/W2593506445","https://openalex.org/W3141540147"],"abstract_inverted_index":{"The":[0],"impact":[1,29],"of":[2,20,28,45,85,94,99,145,158],"device":[3],"and":[4,42,64,83,87,105,141,155],"circuit-level":[5],"effects":[6],"in":[7],"mixed-signal":[8],"Resistive":[9],"Random":[10],"Access":[11],"Memory":[12],"(RRAM)":[13],"accelerators":[14],"typically":[15],"manifest":[16],"as":[17],"performance":[18,114],"degradation":[19],"Deep":[21],"Learning":[22],"(DL)":[23],"algorithms,":[24],"but":[25],"the":[26,43,81,143,156,163],"degree":[27],"varies":[30],"based":[31],"on":[32,115],"algorithmic":[33],"features.":[34],"These":[35],"include":[36],"network":[37,95],"architecture,":[38],"capacity,":[39],"weight":[40],"distribution,":[41],"type":[44],"inter-layer":[46],"connections.":[47],"Techniques":[48],"are":[49],"continuously":[50],"emerging":[51],"to":[52,79,123,126,130],"efficiently":[53],"train":[54],"sparse":[55,88],"neural":[56],"networks,":[57],"which":[58],"may":[59,119],"have":[60],"activation":[61],"sparsity,":[62],"quantization,":[63],"memristive":[65,153],"noise.":[66],"In":[67],"this":[68],"paper,":[69],"we":[70,135],"present":[71,136],"an":[72],"extended":[73],"Design":[74],"Space":[75],"Exploration":[76],"(DSE)":[77],"methodology":[78],"quantify":[80],"benefits":[82],"limitations":[84],"dense":[86,131],"mapping":[89,132],"schemes":[90],"for":[91,109],"a":[92,137],"variety":[93],"architectures.":[96],"While":[97],"sparsity":[98],"connectivity":[100],"promotes":[101],"less":[102],"power":[103],"consumption":[104],"is":[106],"often":[107],"optimized":[108],"extracting":[110],"localized":[111],"features,":[112],"its":[113],"tiled":[116,152],"RRAM":[117],"arrays":[118],"be":[120],"more":[121],"susceptible":[122],"noise":[124],"due":[125],"under-parameterization,":[127],"when":[128],"compared":[129],"schemes.":[133],"Moreover,":[134],"case":[138],"study":[139],"quantifying":[140],"formalizing":[142],"trade-offs":[144],"typical":[146],"non-idealities":[147],"introduced":[148],"into":[149],"l-Transistor-l-Resistor":[150],"(ITIR)":[151],"architectures":[154],"size":[157],"modular":[159],"crossbar":[160],"tiles":[161],"using":[162],"CIFAR-10":[164],"dataset.":[165]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}