{"id":"https://openalex.org/W4384947537","doi":"https://doi.org/10.1109/iscas46773.2023.10182219","title":"Characterization of Charge-Trap-Transistor (CTT) Threshold Voltage Degradation and Differential-Pair-Based Memory Design","display_name":"Characterization of Charge-Trap-Transistor (CTT) Threshold Voltage Degradation and Differential-Pair-Based Memory Design","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4384947537","doi":"https://doi.org/10.1109/iscas46773.2023.10182219"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10182219","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10182219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100619481","display_name":"Zhichao Chen","orcid":"https://orcid.org/0000-0003-2780-4992"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhichao Chen","raw_affiliation_strings":["Nanjing University,Nanjing,China","Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022287038","display_name":"Yang Xiao","orcid":"https://orcid.org/0000-0001-6434-5989"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Xiao","raw_affiliation_strings":["Nanjing University,Nanjing,China","Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039665206","display_name":"Li Du","orcid":"https://orcid.org/0000-0003-2687-6978"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Du","raw_affiliation_strings":["Nanjing University,Nanjing,China","Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084816122","display_name":"Yuan Du","orcid":"https://orcid.org/0000-0002-5316-619X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Du","raw_affiliation_strings":["Nanjing University,Nanjing,China","Nanjing University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"Nanjing University,Nanjing,China","institution_ids":["https://openalex.org/I881766915"]},{"raw_affiliation_string":"Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100619481"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.1339,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42620518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4586266875267029},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.414773166179657},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4063226580619812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.36355265974998474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31316041946411133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1176474392414093}],"concepts":[{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4586266875267029},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.414773166179657},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4063226580619812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36355265974998474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31316041946411133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1176474392414093}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10182219","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10182219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1509292546","https://openalex.org/W1832693441","https://openalex.org/W1934410531","https://openalex.org/W2016923128","https://openalex.org/W2040045500","https://openalex.org/W2060150004","https://openalex.org/W2075278406","https://openalex.org/W2117130368","https://openalex.org/W2487018225","https://openalex.org/W2559489697","https://openalex.org/W2592569505","https://openalex.org/W2613205562","https://openalex.org/W2783874899","https://openalex.org/W2787453651","https://openalex.org/W2885334747","https://openalex.org/W2949984730","https://openalex.org/W2966898108","https://openalex.org/W3133661165","https://openalex.org/W3136336547","https://openalex.org/W4214893857","https://openalex.org/W6734181298"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2935759653","https://openalex.org/W3105167352","https://openalex.org/W54078636","https://openalex.org/W2954470139","https://openalex.org/W1501425562","https://openalex.org/W2902782467","https://openalex.org/W3084825885","https://openalex.org/W2298861036"],"abstract_inverted_index":{"This":[0],"paper":[1,83],"characterizes":[2],"the":[3,28,95],"threshold":[4],"voltage":[5],"<tex>$\\boldsymbol{(V_{th})}$</tex>":[6],"degradation":[7,19],"of":[8,17],"programmed":[9],"charge":[10],"trap":[11],"transistors":[12],"(CTTs).":[13],"Logarithmic":[14],"mathematical":[15],"modeling":[16],"<tex>$\\boldsymbol{V_{th}}$</tex>":[18,51,71],"versus":[20],"time":[21],"is":[22,33,47],"proposed":[23,48,80],"and":[24,55],"fits":[25],"well":[26],"with":[27],"experiment":[29,92],"result.":[30],"The":[31,77,91],"measurement":[32],"conducted":[34],"on":[35],"CTTs":[36],"in":[37,81],"TSMC":[38],"28-nm":[39],"technology":[40],"node.":[41],"A":[42],"CTT":[43,74],"differential-pair-based":[44],"memory":[45,78],"architecture":[46],"to":[49,59],"cancel":[50],"degradation.":[52],"Charge":[53],"trapping":[54],"de-trapping":[56],"are":[57,66],"utilized":[58],"modify":[60],"CTTs'":[61],"<tex>$\\boldsymbol{V_{th}{}^{\\prime}\\mathrm{s}}$</tex>,":[62],"then":[63],"analog":[64,110],"values":[65,111],"written":[67],"as":[68],"time-invariant":[69],"differential":[70],"'s":[72],"into":[73],"-based":[75],"pairs.":[76],"implementation":[79],"this":[82],"uses":[84],"CMOS-only":[85],"technologies":[86],"without":[87],"adding":[88],"additional":[89],"process.":[90],"shows":[93],"that":[94],"data":[96],"retention":[97],"trend":[98],"varies":[99],"less":[100],"than":[101],"<tex>$\\boldsymbol{10\\mu\\mathrm{V}}$</tex>":[102],"per":[103],"hour,":[104],"making":[105],"it":[106],"suitable":[107],"for":[108],"long-term":[109],"storage.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}