{"id":"https://openalex.org/W4385080008","doi":"https://doi.org/10.1109/iscas46773.2023.10182204","title":"THRAM: A Template-based Heterogeneous CGRA Modeling Framework Supporting Fast DSE","display_name":"THRAM: A Template-based Heterogeneous CGRA Modeling Framework Supporting Fast DSE","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385080008","doi":"https://doi.org/10.1109/iscas46773.2023.10182204"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10182204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100367206","display_name":"Jingyuan Li","orcid":"https://orcid.org/0009-0005-3349-6940"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jingyuan Li","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015214039","display_name":"Yunhui Qiu","orcid":"https://orcid.org/0000-0003-2754-6655"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunhui Qiu","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101481039","display_name":"Guowei Zhu","orcid":"https://orcid.org/0009-0003-5917-9914"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guowei Zhu","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053853283","display_name":"Qilong Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qilong Zhu","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100954347","display_name":"Wenbo Yin","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenbo Yin","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002732486","display_name":"Lingli Wang","orcid":"https://orcid.org/0000-0002-0579-3527"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC and System,Shanghai,China","State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC and System,Shanghai,China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100367206"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":3.9359,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.9430807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7515701055526733},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7370215654373169},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6761729717254639},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6137252449989319},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5518333911895752},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4871632754802704},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47277095913887024},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.440807044506073},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32665061950683594},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09770342707633972}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7515701055526733},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7370215654373169},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6761729717254639},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6137252449989319},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5518333911895752},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4871632754802704},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47277095913887024},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.440807044506073},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32665061950683594},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09770342707633972},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10182204","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1614165867","https://openalex.org/W1980329590","https://openalex.org/W1983394510","https://openalex.org/W1998216718","https://openalex.org/W2027994226","https://openalex.org/W2111062328","https://openalex.org/W2117385926","https://openalex.org/W2166613240","https://openalex.org/W2192203593","https://openalex.org/W2335240678","https://openalex.org/W2626186664","https://openalex.org/W2626211758","https://openalex.org/W2804987245","https://openalex.org/W2980612421","https://openalex.org/W2991518521","https://openalex.org/W3036287242","https://openalex.org/W3042501387","https://openalex.org/W3092300766","https://openalex.org/W3110992986","https://openalex.org/W3149736422","https://openalex.org/W3185974615","https://openalex.org/W3191007950","https://openalex.org/W3194111142","https://openalex.org/W3196201440","https://openalex.org/W3206610790","https://openalex.org/W3211180228","https://openalex.org/W3212406114","https://openalex.org/W4214694693","https://openalex.org/W4289827620","https://openalex.org/W4321637234","https://openalex.org/W6751513613"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W2111062328","https://openalex.org/W2108386578","https://openalex.org/W1994609733","https://openalex.org/W1572417577","https://openalex.org/W91363257","https://openalex.org/W2142450926","https://openalex.org/W3139655666","https://openalex.org/W1979259943","https://openalex.org/W2118185763"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1,97],"architecture":[2,17,122,148],"(CGRA),":[3],"composed":[4],"of":[5,68],"word-level":[6],"processing":[7],"elements":[8],"(PEs)":[9],"and":[10,25,44,71,79,81,127,131,134],"interconnects,":[11,72],"has":[12],"emerged":[13],"as":[14],"a":[15,34,86,93],"promising":[16],"due":[18],"to":[19],"its":[20],"high":[21],"performance,":[22],"energy":[23],"efficiency,":[24],"flexibility.":[26],"Although":[27],"multiple":[28],"CGRA":[29,37,61,87,108],"frameworks":[30],"have":[31],"been":[32],"proposed,":[33],"complete":[35],"heterogeneous":[36,69,121],"exploration":[38,48,62],"framework":[39,63,88],"with":[40,113,142],"tunable":[41],"interconnect":[42],"flexibility":[43],"fast":[45,82],"design":[46],"space":[47],"(DSE)":[49],"is":[50],"still":[51],"lacking.":[52],"In":[53],"this":[54],"paper,":[55],"we":[56,91],"propose":[57],"an":[58],"open-source":[59],"template-based":[60],"that":[64],"integrates":[65],"the":[66,107,114,118,125,136,143],"modeling":[67],"PEs":[70],"RTL":[73],"generation,":[74],"DFG":[75],"mapping,":[76],"automatic":[77],"simulation":[78],"verification,":[80],"DSE":[83],"based":[84],"on":[85],"TRAM.":[89,150],"Moreover,":[90],"present":[92],"novel":[94],"resource-efficient":[95],"shared":[96],"delay":[98],"unit":[99],"(RDU)":[100],"for":[101],"data":[102],"synchronization,":[103],"which":[104],"can":[105,123],"save":[106],"area":[109,126],"by":[110,129,139],"7%,":[111],"compared":[112,141],"separated":[115],"RDU.":[116],"Further,":[117],"explored":[119],"optimal":[120],"reduce":[124],"power":[128],"44.7%":[130],"42.9%":[132],"respectively,":[133],"improve":[135],"PE":[137],"utilization":[138],"20.4%,":[140],"8":[144,146],"\u00d7":[145],"baseline":[147],"in":[149]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}