{"id":"https://openalex.org/W4385187177","doi":"https://doi.org/10.1109/iscas46773.2023.10182159","title":"A Systolic Array Architecture for SVM Classifier for Machine Learning on Embedded Devices","display_name":"A Systolic Array Architecture for SVM Classifier for Machine Learning on Embedded Devices","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385187177","doi":"https://doi.org/10.1109/iscas46773.2023.10182159"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10182159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029934554","display_name":"Srikanth Ramadurgam","orcid":null},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Ramadurgam","raw_affiliation_strings":["University of Colorado Colorado Springs,Department of Electrical and Computer Engineering,Colorado Springs,USA","Department of Electrical and Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Colorado Colorado Springs,Department of Electrical and Computer Engineering,Colorado Springs,USA","institution_ids":["https://openalex.org/I888729015"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA","institution_ids":["https://openalex.org/I888729015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091607086","display_name":"Darshika G. Perera","orcid":"https://orcid.org/0000-0001-9106-4381"},"institutions":[{"id":"https://openalex.org/I888729015","display_name":"University of Colorado Colorado Springs","ror":"https://ror.org/054spjc55","country_code":"US","type":"education","lineage":["https://openalex.org/I888729015"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Darshika G. Perera","raw_affiliation_strings":["University of Colorado Colorado Springs,Department of Electrical and Computer Engineering,Colorado Springs,USA","Department of Electrical and Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Colorado Colorado Springs,Department of Electrical and Computer Engineering,Colorado Springs,USA","institution_ids":["https://openalex.org/I888729015"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado Colorado Springs, Colorado Springs, USA","institution_ids":["https://openalex.org/I888729015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I888729015"],"apc_list":null,"apc_paid":null,"fwci":1.2527,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83994452,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8837019205093384},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7909729480743408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7773909568786621},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.7399665117263794},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7175295948982239},{"id":"https://openalex.org/keywords/classifier","display_name":"Classifier (UML)","score":0.6946676969528198},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5905578136444092},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.5162913203239441},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.4185991883277893},{"id":"https://openalex.org/keywords/pattern-recognition","display_name":"Pattern recognition (psychology)","score":0.3895764648914337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3423655927181244},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33569127321243286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27561652660369873},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.11099040508270264}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8837019205093384},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7909729480743408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7773909568786621},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.7399665117263794},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7175295948982239},{"id":"https://openalex.org/C95623464","wikidata":"https://www.wikidata.org/wiki/Q1096149","display_name":"Classifier (UML)","level":2,"score":0.6946676969528198},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5905578136444092},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.5162913203239441},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.4185991883277893},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.3895764648914337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3423655927181244},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33569127321243286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27561652660369873},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.11099040508270264},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10182159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10182159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1530144005","https://openalex.org/W1601795611","https://openalex.org/W1967491419","https://openalex.org/W1983737506","https://openalex.org/W2000552960","https://openalex.org/W2101234009","https://openalex.org/W2140494000","https://openalex.org/W2146369595","https://openalex.org/W2161238936","https://openalex.org/W2164641162","https://openalex.org/W2316299058","https://openalex.org/W2465501996","https://openalex.org/W2591049338","https://openalex.org/W2592290643","https://openalex.org/W2804008190","https://openalex.org/W2883477577","https://openalex.org/W2894792791","https://openalex.org/W2909389680","https://openalex.org/W2911628061","https://openalex.org/W2984236338","https://openalex.org/W2998768810","https://openalex.org/W3006542811","https://openalex.org/W3008661421","https://openalex.org/W3112669719","https://openalex.org/W3169689544","https://openalex.org/W4230674625","https://openalex.org/W4239107643","https://openalex.org/W4300805174","https://openalex.org/W6631749935","https://openalex.org/W6675354045","https://openalex.org/W6734347325","https://openalex.org/W6796871249"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2347854075","https://openalex.org/W1967938402","https://openalex.org/W2132614232","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"With":[0],"the":[1],"proliferation":[2],"of":[3,77,89],"embedded":[4,16,52],"computing,":[5],"many":[6],"machine":[7],"learning":[8],"(ML)":[9],"applications":[10],"have":[11],"found":[12],"their":[13],"way":[14],"into":[15],"devices.":[17,53],"The":[18],"SVM":[19,48],"classifier":[20,49],"is":[21],"deemed":[22],"suitable":[23],"for":[24],"real-world":[25],"ML":[26],"applications,":[27],"which":[28],"often":[29],"comprise":[30],"large-scale":[31],"multi-dimensional":[32],"data.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"introduce":[38,56],"an":[39],"FPGA-based":[40],"systolic":[41,71],"array":[42,72],"architecture":[43,60],"to":[44,61,66,80],"support":[45],"and":[46,65,84],"accelerate":[47],"on":[50],"resource-constrained":[51],"We":[54],"also":[55],"a":[57,74,85],"unique":[58],"system-level":[59],"further":[62],"enhance":[63],"speedup":[64,76],"facilitate":[67],"real-time":[68],"processing.":[69],"Our":[70],"achieves":[73],"maximum":[75,86],"107x":[78],"compared":[79],"its":[81],"software":[82],"counterparts,":[83],"classification":[87],"accuracy":[88],"98.5%.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}