{"id":"https://openalex.org/W4385080093","doi":"https://doi.org/10.1109/iscas46773.2023.10181953","title":"Selective Binarization based Architecture Design Methodology for Resource-constrained Computation of Deep Neural Networks","display_name":"Selective Binarization based Architecture Design Methodology for Resource-constrained Computation of Deep Neural Networks","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385080093","doi":"https://doi.org/10.1109/iscas46773.2023.10181953"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076964240","display_name":"Ramesh Reddy Chandrapu","orcid":null},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ramesh Reddy Chandrapu","raw_affiliation_strings":["Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010099073","display_name":"Dubacharla Gyaneshwar","orcid":"https://orcid.org/0000-0002-9619-203X"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dubacharla Gyaneshwar","raw_affiliation_strings":["Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090343004","display_name":"Sumohana S. Channappayya","orcid":"https://orcid.org/0000-0002-5687-0887"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumohana Channappayya","raw_affiliation_strings":["Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India","institution_ids":["https://openalex.org/I65181880"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044085104","display_name":"Amit Acharyya","orcid":"https://orcid.org/0000-0002-5636-0676"},"institutions":[{"id":"https://openalex.org/I65181880","display_name":"Indian Institute of Technology Hyderabad","ror":"https://ror.org/01j4v3x97","country_code":"IN","type":"education","lineage":["https://openalex.org/I65181880"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Acharyya","raw_affiliation_strings":["Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Hyderabad (IITH),Department of Electrical Engineering,Telangana,India","institution_ids":["https://openalex.org/I65181880"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Hyderabad (IITH), Telangana, India","institution_ids":["https://openalex.org/I65181880"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076964240"],"corresponding_institution_ids":["https://openalex.org/I65181880"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07475843,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8018370270729065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7998490333557129},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.707930862903595},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6258550882339478},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5985310673713684},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5441817045211792},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.535568356513977},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.497060090303421},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.4381037950515747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42721328139305115},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.41179999709129333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15372973680496216},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09288501739501953},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06898722052574158}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8018370270729065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7998490333557129},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.707930862903595},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6258550882339478},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5985310673713684},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5441817045211792},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.535568356513977},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.497060090303421},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.4381037950515747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42721328139305115},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.41179999709129333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15372973680496216},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09288501739501953},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06898722052574158},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321024","display_name":"Defence Research and Development Organisation","ror":"https://ror.org/05k37v296"},{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2300242332","https://openalex.org/W2801550278","https://openalex.org/W2924522543","https://openalex.org/W2935524202","https://openalex.org/W2952797486","https://openalex.org/W2963309490","https://openalex.org/W2999093589","https://openalex.org/W3003015537","https://openalex.org/W3008515144","https://openalex.org/W3090294139","https://openalex.org/W3108426037","https://openalex.org/W4283803912","https://openalex.org/W4285323772","https://openalex.org/W6698200048","https://openalex.org/W6760526021"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3171454959","https://openalex.org/W1841334895","https://openalex.org/W4385080093"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,39,60],"introduced":[4],"a":[5,41,47,93,107],"novel":[6],"selective":[7],"binarization":[8],"based":[9],"architecture":[10,36,88],"design":[11,37,64,89],"methodology":[12,65,90],"for":[13,79],"the":[14,31,50,62,70,80],"compute-intensive":[15],"deep":[16],"neural":[17],"networks":[18],"(DNNs)":[19],"implementation":[20],"on":[21,69],"memory-constrained":[22],"platforms":[23],"with":[24,49,104],"insignificant":[25],"compromise":[26],"in":[27,111],"accuracy.":[28,112],"To":[29],"demonstrate":[30],"advantages":[32],"of":[33,46,52,86,97,102],"our":[34,87],"proposed":[35,63],"methodology,":[38],"performed":[40],"detailed":[42],"layer-wise":[43],"performance":[44],"analysis":[45,85],"DNN":[48],"help":[51],"metrics":[53],"like":[54],"memory":[55,95],"savings":[56,96],"and":[57],"accuracies.":[58],"Subsequently,":[59],"validated":[61],"by":[66],"implementing":[67],"it":[68],"resource-constrained":[71],"AMD-Xilinx":[72],"Kintex-7":[73],"field-programmable":[74],"gate":[75],"array":[76],"(FPGA)":[77],"chip":[78],"considered":[81],"DNN.":[82],"A":[83],"thorough":[84],"results":[91],"shows":[92],"significant":[94],"about":[98],"93%":[99],"or":[100],"compression":[101],"15.7\u00d7":[103],"less":[105],"than":[106],"1%":[108],"marginal":[109],"reduction":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}