{"id":"https://openalex.org/W4385079999","doi":"https://doi.org/10.1109/iscas46773.2023.10181889","title":"A BJT-based SAR Temperature Sensor with a $5.12\\ \\text{pJ}\\cdot \\mathrm{K}^{2}$ Resolution FoM from \u221240 \u00b0C to 125 \u00b0C","display_name":"A BJT-based SAR Temperature Sensor with a $5.12\\ \\text{pJ}\\cdot \\mathrm{K}^{2}$ Resolution FoM from \u221240 \u00b0C to 125 \u00b0C","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385079999","doi":"https://doi.org/10.1109/iscas46773.2023.10181889"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025184453","display_name":"Fuyue Qian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fuyue Qian","raw_affiliation_strings":["Zhejiang University,Department of VLSI Design,Hangzhou,China","Department of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,Department of VLSI Design,Hangzhou,China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Department of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063181139","display_name":"Xiaowei Zhang","orcid":"https://orcid.org/0000-0002-0419-0679"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Zhang","raw_affiliation_strings":["Zhejiang University,Department of VLSI Design,Hangzhou,China","Department of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,Department of VLSI Design,Hangzhou,China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Department of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112964884","display_name":"Yanye Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanye Chen","raw_affiliation_strings":["Zhejiang University,Department of VLSI Design,Hangzhou,China","Department of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,Department of VLSI Design,Hangzhou,China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Department of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023296511","display_name":"Jianxiong Xi","orcid":"https://orcid.org/0009-0008-8116-5996"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianxiong Xi","raw_affiliation_strings":["Zhejiang University,Department of VLSI Design,Hangzhou,China","Department of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,Department of VLSI Design,Hangzhou,China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Department of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101298185","display_name":"Qinwei Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I77566578","display_name":"United Microelectronics (United States)","ror":"https://ror.org/00vrhw316","country_code":"US","type":"company","lineage":["https://openalex.org/I4210161555","https://openalex.org/I77566578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qinwei Zhu","raw_affiliation_strings":["Silicon Power Microelectronics Co., Ltd,Department of IC Design,Wuxi,China","Department of IC Design, Silicon Power Microelectronics Co., Ltd, Wuxi, China"],"affiliations":[{"raw_affiliation_string":"Silicon Power Microelectronics Co., Ltd,Department of IC Design,Wuxi,China","institution_ids":["https://openalex.org/I77566578"]},{"raw_affiliation_string":"Department of IC Design, Silicon Power Microelectronics Co., Ltd, Wuxi, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100649259","display_name":"Lenian He","orcid":"https://orcid.org/0000-0002-1512-1492"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lenian He","raw_affiliation_strings":["Zhejiang University,Department of VLSI Design,Hangzhou,China","Department of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Zhejiang University,Department of VLSI Design,Hangzhou,China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Department of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5025184453"],"corresponding_institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.5625,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.614827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5909394025802612},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.5489436388015747},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5480417013168335},{"id":"https://openalex.org/keywords/high-resolution","display_name":"High resolution","score":0.4258939027786255},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.42259517312049866},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.41623160243034363},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41222673654556274},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3726108968257904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3578392267227173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2911430597305298},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2715253233909607},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2624327540397644},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2471766173839569},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10540470480918884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10344243049621582},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.09393024444580078}],"concepts":[{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5909394025802612},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.5489436388015747},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5480417013168335},{"id":"https://openalex.org/C3020199158","wikidata":"https://www.wikidata.org/wiki/Q210521","display_name":"High resolution","level":2,"score":0.4258939027786255},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.42259517312049866},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.41623160243034363},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41222673654556274},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3726108968257904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3578392267227173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2911430597305298},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2715253233909607},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2624327540397644},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2471766173839569},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10540470480918884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10344243049621582},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.09393024444580078},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C62649853","wikidata":"https://www.wikidata.org/wiki/Q199687","display_name":"Remote sensing","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W601439785","https://openalex.org/W1550233951","https://openalex.org/W1560104911","https://openalex.org/W2042413447","https://openalex.org/W2583045991","https://openalex.org/W2790039338","https://openalex.org/W2899434022","https://openalex.org/W2994501168","https://openalex.org/W3015582253","https://openalex.org/W3022434015","https://openalex.org/W3159931151","https://openalex.org/W3190643894","https://openalex.org/W4200003898","https://openalex.org/W4293652661"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2354365353","https://openalex.org/W1840261322","https://openalex.org/W1988437325","https://openalex.org/W2811287415","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2354835317","https://openalex.org/W4386230336","https://openalex.org/W2171140818"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,8,14,39,45,61,72,124,135],"BJT-based":[4],"temperature":[5],"sensor":[6,66,98],"with":[7,57],"16-bit":[9,62],"SAR":[10,63,89],"ADC":[11,90],"fabricated":[12],"in":[13],"standard":[15],"55-nm":[16],"CMOS":[17],"process.":[18],"Errors":[19],"resulting":[20],"from":[21,106,134],"the":[22,58,84,88,93],"front":[23,132],"end":[24],"are":[25],"reduced":[26],"by":[27],"using":[28],"chopping,":[29],"dynamic":[30,95],"element":[31],"matching,":[32],"and":[33,44,91,122],"PTAT":[34],"circuit":[35],"compensation.":[36],"It":[37,112],"obtains":[38],"resolution":[40,46],"of":[41,48,51,60,74,87,102,116,126],"0.04":[42],"\u00b0C":[43,105,108],"figure":[47],"merit":[49],"(FoM)":[50],"<tex":[52,127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[53,120,128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$5.12\\":[54],"\\text{pJ}\\cdot":[55],"\\mathrm{K}^{2}$</tex>":[56],"utilization":[59],"ADC.":[64],"The":[65,76,97],"takes":[67],"0.1":[68],"ms":[69],"to":[70,81,109],"complete":[71],"round":[73],"conversion.":[75],"switched-capacitor":[77],"amplifier":[78],"is":[79],"applied":[80],"scale":[82],"up":[83],"input":[85],"range":[86],"improve":[92],"effective":[94],"range.":[96],"achieves":[99],"an":[100,114],"accuracy":[101],"\u00b1":[103],"0.6":[104],"\u221240":[107],"125":[110],"\u00b0C.":[111],"occupies":[113],"area":[115],"0.234":[117],"mm":[118],"<sup":[119],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[121],"draws":[123],"current":[125],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$6.4\\":[129],"\\mu\\mathrm{A}$</tex>":[130],"(analog":[131],"end)":[133],"1.2-V":[136],"supply":[137],"voltage.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}