{"id":"https://openalex.org/W4384947502","doi":"https://doi.org/10.1109/iscas46773.2023.10181834","title":"A Threshold Voltage Generator Circuit with Automatic Refresh and Dynamic Updating for Ultra-Low-Power Continuous-Time Comparators","display_name":"A Threshold Voltage Generator Circuit with Automatic Refresh and Dynamic Updating for Ultra-Low-Power Continuous-Time Comparators","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4384947502","doi":"https://doi.org/10.1109/iscas46773.2023.10181834"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002108276","display_name":"M D'Addato","orcid":"https://orcid.org/0000-0003-4230-884X"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. D'Addato","raw_affiliation_strings":["STMicroelectronics,Italy","ARCES-DEI, University of Bologna, Italy","STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"ARCES-DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027470605","display_name":"Luca Perilli","orcid":"https://orcid.org/0000-0003-1883-8648"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Perilli","raw_affiliation_strings":["ARCES-DEI, University of Bologna,Italy","ARCES-DEI, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI, University of Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES-DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007163249","display_name":"Alessia Maria Elgani","orcid":"https://orcid.org/0000-0003-3673-9344"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. M. Elgani","raw_affiliation_strings":["STMicroelectronics,Italy","STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087194868","display_name":"Eleonora Franchi Scarselli","orcid":"https://orcid.org/0000-0001-6994-2088"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Franchi Scarselli","raw_affiliation_strings":["ARCES-DEI, University of Bologna,Italy","ARCES-DEI, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI, University of Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES-DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083737379","display_name":"A. Gnudi","orcid":"https://orcid.org/0000-0002-2186-3468"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Gnudi","raw_affiliation_strings":["ARCES-DEI, University of Bologna,Italy","ARCES-DEI, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI, University of Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"ARCES-DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044201884","display_name":"R. Canegallo","orcid":"https://orcid.org/0000-0002-3381-0697"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Canegallo","raw_affiliation_strings":["STMicroelectronics,Italy","STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004621914","display_name":"G. Ricotti","orcid":"https://orcid.org/0000-0003-1772-4024"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Ricotti","raw_affiliation_strings":["STMicroelectronics,Italy","STMicroelectronics, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6539,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60754624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7839711904525757},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6956783533096313},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.59535151720047},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.50641930103302},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4873736500740051},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47644975781440735},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4633524715900421},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46274808049201965},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.45142048597335815},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42686933279037476},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.41917258501052856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38755473494529724},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30873239040374756},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24449685215950012},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20179125666618347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12440133094787598},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07489225268363953}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7839711904525757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6956783533096313},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.59535151720047},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.50641930103302},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4873736500740051},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47644975781440735},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4633524715900421},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46274808049201965},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.45142048597335815},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42686933279037476},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.41917258501052856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38755473494529724},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30873239040374756},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24449685215950012},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20179125666618347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12440133094787598},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07489225268363953}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2021263252","https://openalex.org/W2147887812","https://openalex.org/W2289760835","https://openalex.org/W2314654415","https://openalex.org/W2325622786","https://openalex.org/W2734928650","https://openalex.org/W2801932545","https://openalex.org/W2984786440","https://openalex.org/W3022336542","https://openalex.org/W4311224117"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W2005410346","https://openalex.org/W4306816370","https://openalex.org/W2189390720","https://openalex.org/W2390229089","https://openalex.org/W2357473619"],"abstract_inverted_index":{"A":[0,176],"Threshold":[1],"Voltage":[2],"Generator":[3],"(TVG)":[4],"circuit":[5,38],"for":[6],"continuous-time":[7],"comparators":[8],"is":[9,39,74,80,100,159,182],"presented.":[10],"It":[11,127,150],"may":[12],"be":[13],"used":[14],"in":[15,114,119,136,172],"ULP":[16],"IoT":[17],"systems":[18],"requiring":[19,52],"nanoWatt":[20],"power":[21],"consumption,":[22],"kbps":[23],"bitrates":[24],"and":[25,57,131],"the":[26,48,59,65,78,83,88,106,120,124,164,173,179],"reception":[27,66,91],"of":[28,35,67,87,92,116,163,166,178],"packets":[29,93],"with":[30,58,94,142],"lengths":[31],"up":[32],"to":[33,46],"hundreds":[34],"bits.":[36],"The":[37,90],"based":[40],"on":[41,97],"a":[42,143,147,167],"switched":[43],"capacitor":[44],"technique":[45],"generate":[47],"threshold":[49,79],"voltage":[50],"without":[51],"any":[53],"large":[54],"area":[55,153,165],"resistors":[56],"system":[60],"clock":[61],"active":[62],"only":[63],"during":[64,123],"data,":[68],"thus":[69],"minimizing":[70],"energy":[71],"consumption.":[72],"Latency":[73],"also":[75,109],"minimized":[76],"as":[77],"generated":[81],"within":[82],"first":[84],"received":[85],"bit":[86],"packet.":[89],"no":[95],"limits":[96],"their":[98],"length":[99],"made":[101],"possible":[102],"by":[103],"continuously":[104],"updating":[105],"threshold,":[107],"which":[108,158],"allows":[110],"correct":[111],"operation":[112],"even":[113],"case":[115],"amplitude":[117],"variations":[118],"incoming":[121],"signal":[122],"data":[125],"reception.":[126],"has":[128],"been":[129],"implemented":[130,171],"verified":[132],"through":[133],"post-layout":[134],"simulations":[135],"an":[137,152],"STMicroelectronics":[138],"90-nm":[139],"CMOS":[140],"technology":[141],"0.6-V":[144],"supply,":[145],"targeting":[146],"1-kbps":[148],"bitrate.":[149],"occupies":[151],"lower":[154],"than":[155,161],"0.001":[156],"mm2,":[157],"less":[160],"1%":[162],"standard":[168],"RC-based":[169],"TVG":[170,181],"same":[174],"technology.":[175],"prototype":[177],"proposed":[180],"currently":[183],"under":[184],"fabrication.":[185]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}