{"id":"https://openalex.org/W4385079944","doi":"https://doi.org/10.1109/iscas46773.2023.10181799","title":"An ADPLL with Two-Point Modulation Gain Calibration for 2.4GHz ISM-Band in 40nm CMOS","display_name":"An ADPLL with Two-Point Modulation Gain Calibration for 2.4GHz ISM-Band in 40nm CMOS","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385079944","doi":"https://doi.org/10.1109/iscas46773.2023.10181799"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181799","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10181799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102537298","display_name":"Huzhi Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huzhi Tang","raw_affiliation_strings":["Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081733343","display_name":"Xiaoming Liu","orcid":"https://orcid.org/0000-0002-8353-570X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoming Liu","raw_affiliation_strings":["Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101767238","display_name":"Chao Yang","orcid":"https://orcid.org/0000-0002-5927-3324"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Yang","raw_affiliation_strings":["Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052970732","display_name":"Jing Jin","orcid":"https://orcid.org/0000-0003-3584-5559"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Jin","raw_affiliation_strings":["Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University,Department of Micro/Nano Electronics,Shanghai,China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"Department of Micro/Nano Electronics, Center of Analog/RF Integrated Circuit (CARFIC), Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102537298"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.1418,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43629987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.816746711730957},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8154009580612183},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6039213538169861},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5914909839630127},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5247989892959595},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.518281877040863},{"id":"https://openalex.org/keywords/ism-band","display_name":"ISM band","score":0.5173110961914062},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.4884864091873169},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.42752066254615784},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41609787940979004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39722347259521484},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3207564949989319},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2615242600440979},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20210546255111694},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15998271107673645},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08888927102088928}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.816746711730957},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8154009580612183},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6039213538169861},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5914909839630127},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5247989892959595},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.518281877040863},{"id":"https://openalex.org/C2780652538","wikidata":"https://www.wikidata.org/wiki/Q304545","display_name":"ISM band","level":3,"score":0.5173110961914062},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.4884864091873169},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.42752066254615784},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41609787940979004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39722347259521484},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3207564949989319},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2615242600440979},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20210546255111694},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15998271107673645},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08888927102088928},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181799","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10181799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8950557397","display_name":null,"funder_award_id":"62122051","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2163630970","https://openalex.org/W2180973527","https://openalex.org/W2236829390","https://openalex.org/W2559073178","https://openalex.org/W2766585732","https://openalex.org/W2791379208","https://openalex.org/W2802498628","https://openalex.org/W2887721668"],"related_works":["https://openalex.org/W2540832666","https://openalex.org/W4286579627","https://openalex.org/W4392188952","https://openalex.org/W1851259350","https://openalex.org/W272184114","https://openalex.org/W2117747481","https://openalex.org/W2394282069","https://openalex.org/W3189810088","https://openalex.org/W2141726610","https://openalex.org/W4281672152"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"an":[3,46],"all-digital":[4],"phase-locked":[5],"loop":[6,11],"(ADPLL)":[7],"based":[8],"on":[9,68],"a":[10,56,81],"counter":[12],"with":[13,62],"two-point":[14],"modulation":[15,58],"(TPM)":[16],"gain":[17],"calibration":[18,31],"for":[19],"2.4GHz":[20],"ISM-band":[21],"is":[22,66,74,95,107],"implemented.":[23],"The":[24,71,87],"proposed":[25],"symbolic":[26],"least":[27],"mean":[28],"square":[29],"error":[30],"algorithm":[32],"can":[33],"effectively":[34],"realize":[35],"the":[36,69,92,104],"low":[37,48],"cost":[38],"and":[39,55,103],"high":[40],"efficiency":[41],"of":[42,84],"TPM":[43],"calibration.":[44],"Meanwhile,":[45],"effective":[47],"delay":[49],"time":[50],"digital":[51],"converter":[52],"(TDC)":[53],"decoder":[54],"GFSK":[57],"signal":[59],"generation":[60],"circuit":[61],"adjustable":[63],"bit":[64],"rate":[65],"realized":[67],"chip.":[70],"ADPLL":[72],"prototype":[73],"designed":[75],"in":[76],"40nm":[77],"CMOS":[78],"which":[79],"occupies":[80],"core":[82],"area":[83],"0.325":[85],"mm<sup>2</sup>,":[86],"simulation":[88],"result":[89],"shows":[90],"that":[91],"phase":[93],"noise":[94],"\u2212117.7":[96],"dBc/Hz":[97],"at":[98,109],"1MHz":[99],"offset":[100],"from":[101],"2.4GHz,":[102],"power":[105],"consumption":[106],"5.6mW":[108],"1.1V":[110],"supply":[111],"voltage.":[112]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T23:12:01.093139","created_date":"2025-10-10T00:00:00"}