{"id":"https://openalex.org/W4385079945","doi":"https://doi.org/10.1109/iscas46773.2023.10181758","title":"Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications","display_name":"Reconfigurable FET Approximate Computing-based Accelerator for Deep Learning Applications","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385079945","doi":"https://doi.org/10.1109/iscas46773.2023.10181758"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103174360","display_name":"Raghul Saravanan","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Raghul Saravanan","raw_affiliation_strings":["George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073660180","display_name":"Sathwika Bavikadi","orcid":"https://orcid.org/0000-0002-1430-5070"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sathwika Bavikadi","raw_affiliation_strings":["George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075349265","display_name":"Shubham Rai","orcid":"https://orcid.org/0000-0002-6522-5628"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Shubham Rai","raw_affiliation_strings":["Technische Universität Dresden,Department of Computer Science,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Department of Computer Science,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100755285","display_name":"Akash Kumar","orcid":"https://orcid.org/0000-0001-7125-1737"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Akash Kumar","raw_affiliation_strings":["Technische Universität Dresden,Department of Computer Science,Dresden,Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universität Dresden,Department of Computer Science,Dresden,Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047725314","display_name":"Sai Manoj Pudukotai Dinakarrao","orcid":"https://orcid.org/0000-0002-4417-2387"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Manoj Pudukotai Dinakarrao","raw_affiliation_strings":["George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University,Department of Electrical and Computer Engineering,Fairfax,VA,USA","institution_ids":["https://openalex.org/I162714631"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103174360"],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":0.4016,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59625805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.944987952709198},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.825111985206604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7584091424942017},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6449342966079712},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.5991249084472656},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.5261164307594299},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5216898322105408},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5158652663230896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5083464980125427},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4986147880554199},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48520520329475403},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.45680707693099976},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4449743330478668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44440746307373047},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43271058797836304},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4254700243473053},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.33366626501083374},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.329012006521225},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2184794545173645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1509992778301239},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13335609436035156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10266131162643433},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08000141382217407}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.944987952709198},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.825111985206604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7584091424942017},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6449342966079712},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.5991249084472656},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.5261164307594299},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5216898322105408},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5158652663230896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5083464980125427},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4986147880554199},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48520520329475403},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45680707693099976},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4449743330478668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44440746307373047},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43271058797836304},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4254700243473053},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.33366626501083374},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.329012006521225},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2184794545173645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1509992778301239},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13335609436035156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10266131162643433},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08000141382217407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G821014536","display_name":null,"funder_award_id":"439891087","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2000967104","https://openalex.org/W2097117768","https://openalex.org/W2556583623","https://openalex.org/W2618530766","https://openalex.org/W2757647500","https://openalex.org/W2799036754","https://openalex.org/W2877207791","https://openalex.org/W2883469545","https://openalex.org/W2906629987","https://openalex.org/W2942478991","https://openalex.org/W2973703428","https://openalex.org/W2995188280","https://openalex.org/W3000458940","https://openalex.org/W3010800525","https://openalex.org/W3046549256","https://openalex.org/W3083545463","https://openalex.org/W3106083418","https://openalex.org/W3124705302","https://openalex.org/W3198683487","https://openalex.org/W4253012315","https://openalex.org/W4293254947","https://openalex.org/W6771822686"],"related_works":["https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1857140530","https://openalex.org/W1545578515","https://openalex.org/W1544665014","https://openalex.org/W2098458348","https://openalex.org/W2150194641","https://openalex.org/W2128620931","https://openalex.org/W1599055525"],"abstract_inverted_index":{"Reconfigurable":[0],"nanotechnologies":[1],"such":[2],"as":[3,11],"Silicon":[4,86],"Nanowire":[5],"Field":[6],"Effect":[7],"Transistors":[8],"(FETs)":[9],"serve":[10],"a":[12,44,126,145,159],"promising":[13],"technology":[14],"that":[15],"not":[16],"only":[17],"facilitates":[18],"lower":[19],"power":[20,99,204],"consumption":[21],"but":[22],"also":[23,108],"supports":[24,32],"multi-functionality":[25],"through":[26],"reconfigurability.":[27],"It":[28],"enables":[29],"reconfigurability":[30],"and":[31,59,71,107,120,141,172,199,205],"multiple":[33],"functionalities":[34],"per":[35],"computational":[36],"unit.":[37],"These":[38],"features":[39],"motivate":[40],"us":[41],"to":[42,75,96,102,116,137,175,210],"design":[43,69,81],"novel":[45,127],"state-of-the-art":[46,212],"energy-efficient":[47],"hardware":[48,213],"accelerator":[49,188,214],"for":[50,130],"implementing":[51],"memory-intensive":[52],"applications":[53],"including":[54],"convolutional":[55],"neural":[56,61],"networks":[57,62],"(CNNs)":[58],"deep":[60],"(DNNs).":[63],"To":[64],"accelerate":[65],"the":[66,77,80,103,113,118,149,152,177,180,202,211],"computations,":[67],"we":[68,84,124,156],"Multiply":[70],"Accumulate":[72],"(MAC)":[73],"units":[74],"perform":[76],"computations.":[78,114],"For":[79],"of":[82,93,151,162,165,179,192],"MACs,":[83],"employ":[85],"nanowire":[87],"reconfigurable":[88],"FETs":[89],"(RFETs).":[90],"The":[91,132,185],"use":[92],"RFETs":[94],"leads":[95],"nearly":[97],"70%":[98],"reduction":[100],"compared":[101,209],"traditional":[104],"CMOS":[105],"implementation":[106],"reduced":[109,138],"latency":[110],"in":[111,201],"performing":[112],"Further":[115],"optimize":[117],"overheads":[119],"improve":[121],"memory":[122],"efficiency,":[123],"introduce":[125],"approximation":[128],"technique":[129],"RFETs.":[131],"RFET-based":[133,182,187],"approximate":[134,173,183],"adders":[135,174],"lead":[136],"power,":[139],"area,":[140,203],"delay":[142,206],"while":[143],"having":[144],"minimal":[146],"impact":[147],"on":[148,194],"accuracy":[150,191],"DNN/CNN.":[153],"In":[154],"addition,":[155],"carry":[157],"out":[158],"detailed":[160],"study":[161],"varied":[163],"combinations":[164],"architectures":[166],"involving":[167],"CMOS,":[168],"RFETs,":[169],"accurate":[170],"adders,":[171],"demonstrate":[176],"benefits":[178],"proposed":[181,186],"acclerator.":[184],"achieves":[189],"an":[190],"94%":[193],"MNIST":[195],"datasets":[196],"with":[197],"93%":[198],"73%reduction":[200],"metrics":[207],"respectively":[208],"architectures.":[215]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}