{"id":"https://openalex.org/W4385187160","doi":"https://doi.org/10.1109/iscas46773.2023.10181734","title":"eSSpMV: An Embedded-FPGA-based Hardware Accelerator for Symmetric Sparse Matrix-Vector Multiplication","display_name":"eSSpMV: An Embedded-FPGA-based Hardware Accelerator for Symmetric Sparse Matrix-Vector Multiplication","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385187160","doi":"https://doi.org/10.1109/iscas46773.2023.10181734"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100761386","display_name":"Ruiqi Chen","orcid":"https://orcid.org/0000-0001-6837-5675"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruiqi Chen","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056063611","display_name":"Haoyang Zhang","orcid":"https://orcid.org/0000-0003-4496-4752"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoyang Zhang","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053646739","display_name":"Yuhanxiao Ma","orcid":"https://orcid.org/0000-0003-0958-6397"},"institutions":[{"id":"https://openalex.org/I4210160844","display_name":"Individual Differences","ror":"https://ror.org/05patbw61","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210160844"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuhanxiao Ma","raw_affiliation_strings":["Gallatin School of Individualized Study, New York University,New York,USA","Gallatin School of Individualized Study, New York University, New York, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gallatin School of Individualized Study, New York University,New York,USA","institution_ids":["https://openalex.org/I4210160844"]},{"raw_affiliation_string":"Gallatin School of Individualized Study, New York University, New York, USA","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101854580","display_name":"Jianli Chen","orcid":"https://orcid.org/0000-0002-1391-2696"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianli Chen","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103098516","display_name":"Jun Yu","orcid":"https://orcid.org/0000-0003-4286-9292"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yu","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100366737","display_name":"Kun Wang","orcid":"https://orcid.org/0000-0003-4180-6150"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kun Wang","raw_affiliation_strings":["Fudan University,State Key Lab of ASIC & System,Shanghai,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University,State Key Lab of ASIC & System,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8422086238861084},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8030722141265869},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6748175024986267},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.629779040813446},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.6018904447555542},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5682042837142944},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.5569592714309692},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.48884814977645874},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.42920857667922974},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.41824740171432495},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4158608913421631},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36075448989868164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25667548179626465}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8422086238861084},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8030722141265869},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6748175024986267},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.629779040813446},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.6018904447555542},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5682042837142944},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.5569592714309692},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.48884814977645874},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.42920857667922974},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41824740171432495},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4158608913421631},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36075448989868164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25667548179626465},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181734","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181734","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6507269736","display_name":null,"funder_award_id":"2021YFA1003602","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W138322339","https://openalex.org/W1990832096","https://openalex.org/W2006412395","https://openalex.org/W2009654791","https://openalex.org/W2023930909","https://openalex.org/W2035080386","https://openalex.org/W2046537284","https://openalex.org/W2101028855","https://openalex.org/W2140269398","https://openalex.org/W2159800085","https://openalex.org/W2271304962","https://openalex.org/W2412589610","https://openalex.org/W2616014673","https://openalex.org/W2903967497","https://openalex.org/W2941763154","https://openalex.org/W2957142384","https://openalex.org/W2971383048","https://openalex.org/W2979455536","https://openalex.org/W2983719957","https://openalex.org/W2996522450","https://openalex.org/W3008408165","https://openalex.org/W3011253470","https://openalex.org/W3024077315","https://openalex.org/W3034100311","https://openalex.org/W3089646476","https://openalex.org/W3103168911","https://openalex.org/W3122375428","https://openalex.org/W3127181201","https://openalex.org/W3198975860","https://openalex.org/W3213945436","https://openalex.org/W4200369086","https://openalex.org/W4245683599","https://openalex.org/W6605724384","https://openalex.org/W6769992631","https://openalex.org/W6783659120","https://openalex.org/W6805434763"],"related_works":["https://openalex.org/W3099313426","https://openalex.org/W4287593139","https://openalex.org/W752783541","https://openalex.org/W2382457518","https://openalex.org/W2151743818","https://openalex.org/W1506547947","https://openalex.org/W4206811032","https://openalex.org/W2995605830","https://openalex.org/W4239424132","https://openalex.org/W2596457687"],"abstract_inverted_index":{"Symmetric":[0,76],"Sparse":[1,78],"Matrix-Vector":[2],"Multiplication":[3],"(SSpMV)":[4],"is":[5,90],"a":[6,86,117],"prevalent":[7],"operation":[8],"in":[9],"numerous":[10],"application":[11],"domains":[12],"(e.g.,":[13],"physical":[14],"simulations,":[15],"machine":[16],"learning,":[17],"and":[18,28,49,123,127,134],"graph":[19],"processing).":[20],"Existing":[21],"researches":[22],"focus":[23],"on":[24,31],"the":[25,37,43,96,106],"SSpMV":[26],"implementation":[27,109],"its":[29],"improvement":[30],"high-performance":[32],"computing":[33,51,118],"platforms":[34,40],"but":[35],"ignore":[36],"resource-limited":[38],"edge":[39,132],"due":[41],"to":[42,81,92],"main":[44],"challenges:":[45],"memory":[46,83],"access":[47],"overload":[48],"limited":[50],"parallelism":[52],"feasibility.":[53],"To":[54],"this":[55,57],"end,":[56],"paper":[58],"proposes":[59],"an":[60,71],"embedded-FPGA-based":[61],"hardware":[62],"accelerator":[63],"for":[64,110,125,131],"SSpMV,":[65],"called":[66],"eSSpMV.":[67],"We":[68],"first":[69],"propose":[70],"optimized":[72,97],"data":[73,98],"format,":[74],"named":[75],"Compressed":[77],"Row":[79],"(SCSR),":[80],"reduce":[82],"consumption.":[84],"Moreover,":[85],"fully-pipelined":[87],"computation":[88],"unit":[89],"proposed":[91],"be":[93],"compatible":[94],"with":[95],"format.":[99],"Experimental":[100],"results":[101],"show":[102],"that":[103],"eSSpMV":[104,137],"outperforms":[105],"state-of-the-art":[107],"FPGA":[108],"2.9":[111],"x":[112,146],"speedup,":[113],"while":[114,143],"still":[115],"achieving":[116],"resource":[119],"reduction":[120],"of":[121],"39.3%":[122],"32.3%":[124],"LUT":[126],"DSP,":[128],"respectively.":[129],"As":[130],"CPU":[133,142],"GPU":[135],"implementations,":[136],"achieves":[138],"9.3x":[139],"speedup":[140],"over":[141],"acquiring":[144],"13.1":[145],"better":[147],"power":[148],"latency":[149],"product":[150],"than":[151],"GPU.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}