{"id":"https://openalex.org/W4385245210","doi":"https://doi.org/10.1109/iscas46773.2023.10181654","title":"A 61 mHz - 3.4 Hz High-pass Capacitively Coupled Analog Frontend with Tunnelling Biasing and Output DC Servo Loop","display_name":"A 61 mHz - 3.4 Hz High-pass Capacitively Coupled Analog Frontend with Tunnelling Biasing and Output DC Servo Loop","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385245210","doi":"https://doi.org/10.1109/iscas46773.2023.10181654"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181654","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10181654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032837501","display_name":"Yanjin Lyu","orcid":"https://orcid.org/0000-0002-2598-3168"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yanjin Lyu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,China","School of Integrated Circuit Science and Engineering, Beihang University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101913890","display_name":"Jing Liang","orcid":"https://orcid.org/0000-0003-0594-1777"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Liang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,China","School of Integrated Circuit Science and Engineering, Beihang University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101698140","display_name":"Yuanqi Hu","orcid":"https://orcid.org/0000-0001-9179-6603"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanqi Hu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Beihang University,China","School of Integrated Circuit Science and Engineering, Beihang University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University,China","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032837501"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.1124,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39313737,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.6927069425582886},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6139951348304749},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.6040438413619995},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5557736158370972},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5442966222763062},{"id":"https://openalex.org/keywords/cutoff-frequency","display_name":"Cutoff frequency","score":0.5389777421951294},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5287259221076965},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.4422382116317749},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4147995412349701},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34172967076301575},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33299022912979126},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.2886987328529358},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.27073681354522705},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19861871004104614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19594106078147888},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16874012351036072}],"concepts":[{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.6927069425582886},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6139951348304749},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.6040438413619995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5557736158370972},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5442966222763062},{"id":"https://openalex.org/C6142545","wikidata":"https://www.wikidata.org/wiki/Q1455881","display_name":"Cutoff frequency","level":2,"score":0.5389777421951294},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5287259221076965},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.4422382116317749},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4147995412349701},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34172967076301575},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33299022912979126},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.2886987328529358},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.27073681354522705},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19861871004104614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19594106078147888},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16874012351036072}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181654","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/iscas46773.2023.10181654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2012816497","https://openalex.org/W2109472370","https://openalex.org/W2134404631","https://openalex.org/W2159318368","https://openalex.org/W2309936867","https://openalex.org/W2582798323","https://openalex.org/W2739770034","https://openalex.org/W2765737812","https://openalex.org/W2893883642","https://openalex.org/W2906223585","https://openalex.org/W3132918761","https://openalex.org/W3158252872","https://openalex.org/W3172706930"],"related_works":["https://openalex.org/W2105642078","https://openalex.org/W2783539788","https://openalex.org/W2751368018","https://openalex.org/W2322850616","https://openalex.org/W4293528144","https://openalex.org/W2953413763","https://openalex.org/W2792031931","https://openalex.org/W2341419291","https://openalex.org/W1530143999","https://openalex.org/W2556688074"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,100,127],"low-power":[4],"capacitively":[5],"coupled":[6],"analog":[7],"frontend":[8,62,90,106],"with":[9,98],"programmable":[10],"high-pass":[11,95],"cutoff":[12,96],"frequency":[13,97],"from":[14],"61":[15,93],"mHz":[16,94,138],"to":[17,91],"3.4":[18],"Hz":[19],"is":[20,31,107],"proposed.":[21],"The":[22,105],"DC":[23,41],"operating":[24],"point":[25],"of":[26,36,59,73,131],"the":[27,56,60,82,89],"input":[28],"differential":[29],"pair":[30],"settled":[32],"by":[33],"dynamic":[34],"equilibrium":[35],"direct":[37],"tunneling":[38],"current.":[39],"A":[40,71],"servo":[42],"loop":[43],"(DCSL)":[44],"based":[45],"on":[46],"duty-cycled":[47],"operational":[48],"transconductance":[49,77],"amplifier":[50],"(DC-OTA)":[51],"has":[52,78],"been":[53,79],"implemented":[54,108],"at":[55],"output":[57],"nodes":[58],"main":[61],"so":[63],"that":[64],"its":[65],"impedance":[66],"will":[67],"not":[68],"be":[69],"affected.":[70],"minimum":[72],"1.67":[74],"pA/V":[75],"effective":[76],"realized":[80],"through":[81],"DC-OTA":[83],"techniques":[84],"in":[85,109,124,133],"DCSL,":[86],"which":[87],"enable":[88],"achieve":[92],"only":[99],"10":[101],"pF":[102],"on-chip":[103],"capacitor.":[104],"standard":[110],"<tex>$\\mathbf{0.18}-":[111],"\\mu":[112,121],"\\mathbf{m}$</tex>":[113],"CMOS":[114],"process":[115],"and":[116],"it":[117],"consumes":[118],"<tex>$\\mathbf{2.72}":[119],"\\":[120],"\\mathbf{A}$</tex>":[122],"current":[123],"total,":[125],"achieving":[126],"noise":[128],"efficiency":[129],"factor":[130],"6.01":[132],"25":[134,140],"kHz":[135],"bandwidth":[136],"(61":[137],"-":[139],"kHz).":[141]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}