{"id":"https://openalex.org/W4385679829","doi":"https://doi.org/10.1109/iscas46773.2023.10181617","title":"Circuit-GNN: A Graph Neural Network for Transistor-level Modeling of Analog Circuit Hierarchies","display_name":"Circuit-GNN: A Graph Neural Network for Transistor-level Modeling of Analog Circuit Hierarchies","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385679829","doi":"https://doi.org/10.1109/iscas46773.2023.10181617"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090272656","display_name":"Zhengfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengfeng Wu","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Electrical and Computer Engineering,Philadelphia,PA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":5.9495,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.97685577,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6497461795806885},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5008645057678223},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4851406514644623},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4788672626018524},{"id":"https://openalex.org/keywords/categorical-variable","display_name":"Categorical variable","score":0.46997159719467163},{"id":"https://openalex.org/keywords/adjacency-matrix","display_name":"Adjacency matrix","score":0.45240455865859985},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.44107457995414734},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42954879999160767},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41735219955444336},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.409873902797699},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.40927430987358093},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.39340412616729736},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2502219080924988},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.16418612003326416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10959431529045105},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09616023302078247},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.08827894926071167},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07937845587730408}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6497461795806885},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5008645057678223},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4851406514644623},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4788672626018524},{"id":"https://openalex.org/C5274069","wikidata":"https://www.wikidata.org/wiki/Q2285707","display_name":"Categorical variable","level":2,"score":0.46997159719467163},{"id":"https://openalex.org/C180356752","wikidata":"https://www.wikidata.org/wiki/Q727035","display_name":"Adjacency matrix","level":3,"score":0.45240455865859985},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.44107457995414734},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42954879999160767},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41735219955444336},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.409873902797699},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.40927430987358093},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39340412616729736},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2502219080924988},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.16418612003326416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10959431529045105},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09616023302078247},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.08827894926071167},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07937845587730408},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2059193309","https://openalex.org/W2099549006","https://openalex.org/W2606202972","https://openalex.org/W2946466283","https://openalex.org/W2962711740","https://openalex.org/W2964015378","https://openalex.org/W2964051675","https://openalex.org/W3013793321","https://openalex.org/W3036312847","https://openalex.org/W3036532492","https://openalex.org/W3091933103","https://openalex.org/W3092618035","https://openalex.org/W3108416903","https://openalex.org/W3112236443","https://openalex.org/W3113090643","https://openalex.org/W3127378783","https://openalex.org/W3173025631","https://openalex.org/W3200168084","https://openalex.org/W4224097689","https://openalex.org/W4243645092","https://openalex.org/W4297822251","https://openalex.org/W4297822317","https://openalex.org/W4312754249","https://openalex.org/W6726873649","https://openalex.org/W6754929296","https://openalex.org/W6763676199","https://openalex.org/W6797042189"],"related_works":["https://openalex.org/W4292182797","https://openalex.org/W4285047337","https://openalex.org/W2053072356","https://openalex.org/W4246262701","https://openalex.org/W2044303612","https://openalex.org/W2532989920","https://openalex.org/W1491101179","https://openalex.org/W2304374807","https://openalex.org/W3216447180","https://openalex.org/W2348452903"],"abstract_inverted_index":{"Recently,":[0],"graph":[1,71,134,158,163],"neural":[2],"networks":[3],"(GNNs)":[4],"have":[5],"been":[6],"applied":[7],"to":[8,41,61,81,94,137,173,201,251,266],"various":[9],"circuit":[10,13,33,45,65,79,296],"applications,":[11],"where":[12,114],"topology":[14],"is":[15,47,59,73,112,135,159,193],"leveraged":[16],"in":[17,98,124,216,270],"the":[18,21,24,37,53,86,96,100,103,119,125,146,150,156,175,209,217,222,228,234,238,243,246,268,272,281,285,304],"learning":[19,306],"of":[20,26,39,55,102,105,128,140,145,155,181,219,221,240,256,274,284,300],"models.":[22],"However,":[23],"aggregation":[25,255],"GNN":[27,58,287],"models":[28],"has":[29],"not":[30,48],"accounted":[31],"for":[32,142],"hierarchies.":[34],"In":[35,67],"addition,":[36],"generalization":[38,299],"GNNs":[40,269,301],"distinguish":[42,293],"between":[43,294],"different":[44,295,308],"topologies":[46,200],"currently":[49],"provided,":[50],"which":[51,225,289],"raises":[52],"question":[54],"whether":[56],"one":[57],"sufficient":[60],"simultaneously":[62],"model":[63,82,138,179,211,215,248],"differing":[64],"graphs.":[66,297],"this":[68],"work,":[69],"a":[70,77,106,129,162,170,191,213],"representation":[72],"proposed,":[74],"based":[75,259],"on":[76,118,195,260],"given":[78,107,130],"netlist,":[80],"analog":[83,275,309],"circuits":[84],"at":[85],"transistor":[87],"level.":[88],"Additional":[89],"categorical":[90],"features":[91],"are":[92,122],"included":[93],"address":[95],"ambiguity":[97],"modeling":[99,271],"connections":[101],"terminals":[104],"transistor.":[108],"Edge-conditioned":[109],"convolution":[110],"(ECC)":[111],"utilized,":[113],"weight":[115],"matrices":[116],"conditioned":[117],"edge":[120,230],"attributes":[121],"trained":[123,194],"local":[126],"neighborhood":[127],"node.":[131],"A":[132],"relational":[133,157],"constructed":[136],"groupings":[139,262],"devices":[141],"each":[143],"level":[144],"hierarchy":[147],"provided":[148],"by":[149,161,233,249],"designer.":[151],"Each":[152],"adjacency":[153],"matrix":[154],"processed":[160],"isomorphism":[164],"network":[165],"(GIN)":[166],"layer,":[167,172],"described":[168,189],"as":[169,190],"Circuit-GIN":[171,187,241],"update":[174],"node":[176,257],"embeddings.":[177],"The":[178,277,298],"consisting":[180],"an":[182],"ECC":[183,235],"layer":[184],"and":[185],"two":[186],"layers,":[188,242],"Circuit-GNN,":[192],"data":[196],"from":[197,227,307],"four":[198,203],"op-amp":[199],"predict":[202],"performance":[204,223,273],"parameters.":[205],"Results":[206],"indicate":[207],"that":[208,292],"ECC-based":[210],"outperforms":[212,245],"GCN-based":[214],"prediction":[218],"all":[220],"parameters,":[224],"results":[226],"additional":[229,264],"information":[231],"learned":[232],"layer.":[236],"With":[237],"addition":[239],"Circuit-GNN":[244],"ECC-only":[247],"up":[250],"16.7%":[252],"in$\\boldsymbol{R}^{\\mathbf{2}}$score.":[253],"Therefore,":[254],"embeddings":[258,291],"device":[261],"brings":[263],"benefit":[265],"guide":[267],"ICs.":[276],"work":[278],"also":[279],"validates":[280],"expressive":[282],"power":[283],"proposed":[286],"model,":[288],"generates":[290],"renders":[302],"feasible":[303],"simultaneous":[305],"topologies.":[310]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}