{"id":"https://openalex.org/W4385079942","doi":"https://doi.org/10.1109/iscas46773.2023.10181605","title":"A Dual-Ring Switched-Capacitor DC-DC Converter With Systematic Fractional Conversion Ratios","display_name":"A Dual-Ring Switched-Capacitor DC-DC Converter With Systematic Fractional Conversion Ratios","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385079942","doi":"https://doi.org/10.1109/iscas46773.2023.10181605"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101822212","display_name":"Yifan Jiang","orcid":"https://orcid.org/0009-0002-7406-5950"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Yifan Jiang","raw_affiliation_strings":["University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI,Macao,China","Department of Electronic and Electrical Engineering, Southern University of Science and Technology, Shenzhen, China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI,Macao,China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074569526","display_name":"Junmin Jiang","orcid":"https://orcid.org/0000-0001-6529-0422"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junmin Jiang","raw_affiliation_strings":["Southern University of Science and Technology,Department of Electronic and Electrical Engineering,Shenzhen,China","Department of Electronic and Electrical Engineering, Southern University of Science and Technology, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Department of Electronic and Electrical Engineering,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]},{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071025160","display_name":"Yan L\u00fc","orcid":"https://orcid.org/0000-0001-9273-7576"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Lu","raw_affiliation_strings":["University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI,Macao,China","State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Macau,State Key Laboratory of Analog and Mixed-Signal VLSI,Macao,China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.824245274066925},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6683984994888306},{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.585127055644989},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5625830292701721},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4881742596626282},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.4782946705818176},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4411422908306122},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43819019198417664},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.427764356136322},{"id":"https://openalex.org/keywords/boost-converter","display_name":"Boost converter","score":0.4162633419036865},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37976759672164917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24134302139282227}],"concepts":[{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.824245274066925},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6683984994888306},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.585127055644989},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5625830292701721},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4881742596626282},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.4782946705818176},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4411422908306122},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43819019198417664},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.427764356136322},{"id":"https://openalex.org/C78336795","wikidata":"https://www.wikidata.org/wiki/Q760134","display_name":"Boost converter","level":3,"score":0.4162633419036865},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37976759672164917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24134302139282227}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1034928141","display_name":null,"funder_award_id":"0023/2022/A1","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"},{"id":"https://openalex.org/G5136738417","display_name":null,"funder_award_id":"62104093","funder_id":"https://openalex.org/F4320320997","funder_display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo"}],"funders":[{"id":"https://openalex.org/F4320320997","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","ror":"https://ror.org/02ddkpn78"},{"id":"https://openalex.org/F4320323893","display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","ror":"https://ror.org/05vna4324"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1496163943","https://openalex.org/W1989268521","https://openalex.org/W1990347755","https://openalex.org/W2022999871","https://openalex.org/W2081458850","https://openalex.org/W2088518257","https://openalex.org/W2101987266","https://openalex.org/W2289217771","https://openalex.org/W2292820391","https://openalex.org/W2753739772","https://openalex.org/W6670852689"],"related_works":["https://openalex.org/W4229441739","https://openalex.org/W4303411445","https://openalex.org/W4207040089","https://openalex.org/W2384455639","https://openalex.org/W1519622926","https://openalex.org/W2038882988","https://openalex.org/W2991272763","https://openalex.org/W2127678206","https://openalex.org/W294789908","https://openalex.org/W2615175870"],"abstract_inverted_index":{"This":[0,84],"paper":[1],"presents":[2],"a":[3,35,89,102,110,121,133],"fully-integrated":[4],"reconfigurable":[5,96],"dual-ring":[6],"switched-capacitor":[7,20],"(DRSC)":[8],"converter":[9,26],"that":[10],"overcomes":[11],"the":[12,48,55,62,67,78],"coarse":[13],"output":[14,79,104],"voltage":[15,37,105,113],"resolution":[16,40],"limitation":[17],"of":[18,30,50,107,137],"traditional":[19],"(SC)":[21],"converters.":[22],"The":[23,115,126],"proposed":[24],"DRSC":[25],"cascades":[27],"multiple":[28],"stages":[29],"SC":[31,97],"cells":[32],"and":[33],"achieves":[34,101],"fine":[36],"conversion":[38],"ratio":[39],"from":[41,109],"1/n":[42],"to":[43,76,139],"(n-1)/n,":[44],"where":[45],"n":[46],"is":[47,59,86,118,130],"number":[49],"phases.":[51],"To":[52],"improve":[53],"efficiency,":[54],"bottom-plate":[56],"parasitic":[57],"loss":[58],"mitigated":[60],"by":[61],"charge":[63],"redistribution":[64],"technique.":[65],"Also,":[66],"power":[68,98],"switches":[69],"are":[70],"divided":[71],"into":[72],"several":[73],"segmentation":[74],"groups":[75],"reduce":[77],"ripple":[80],"with":[81,93,120,132],"different":[82],"loads.":[83],"work":[85],"designed":[87],"in":[88,145],"180nm":[90],"CMOS":[91],"process":[92],"30":[94],"cascaded":[95],"cells.":[99],"It":[100],"wide":[103],"range":[106,136],"0.5-3.3V":[108],"battery":[111],"input":[112],"(2.7-4.2V).":[114],"load":[116,134],"regulation":[117],"implemented":[119],"pulse-frequency":[122],"modulation":[123],"(PFM)":[124],"control.":[125],"simulated":[127],"peak":[128],"efficiency":[129],"78%,":[131],"current":[135],"0":[138],"20mA,":[140],"using":[141],"1.5nF":[142],"on-chip":[143],"capacitors":[144],"total.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3}],"updated_date":"2026-07-27T08:26:11.824852","created_date":"2025-10-10T00:00:00"}