{"id":"https://openalex.org/W4384947619","doi":"https://doi.org/10.1109/iscas46773.2023.10181471","title":"Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing","display_name":"Hardware Efficient Reconfigurable Logic-in-Memory Circuit Based Neural Network Computing","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4384947619","doi":"https://doi.org/10.1109/iscas46773.2023.10181471"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101486718","display_name":"Tianchi Liu","orcid":"https://orcid.org/0000-0001-6733-3924"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianchi Liu","raw_affiliation_strings":["University of Electronic Science and Technology of China,Chengdu,China","University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,Chengdu,China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006390940","display_name":"Yizhuo Zhou","orcid":"https://orcid.org/0000-0003-1903-0798"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yizhuo Zhou","raw_affiliation_strings":["University of Electronic Science and Technology of China,Chengdu,China","University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,Chengdu,China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057321080","display_name":"Yakun Zhou","orcid":"https://orcid.org/0000-0002-7293-5601"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yakun Zhou","raw_affiliation_strings":["University of Electronic Science and Technology of China,Chengdu,China","University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,Chengdu,China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017614674","display_name":"Zheng Chai","orcid":"https://orcid.org/0000-0003-3446-7138"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Chai","raw_affiliation_strings":["Xi&#x0027;an Jiaotong University,Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi&#x0027;an Jiaotong University,Xi&#x0027;an,China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078286204","display_name":"Jienan Chen","orcid":"https://orcid.org/0000-0003-1265-0775"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jienan Chen","raw_affiliation_strings":["University of Electronic Science and Technology of China,Chengdu,China","University of Electronic Science and Technology of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,Chengdu,China","institution_ids":["https://openalex.org/I150229711"]},{"raw_affiliation_string":"University of Electronic Science and Technology of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3681,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58606567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10275","display_name":"2D Materials and Applications","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7463452219963074},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5738551616668701},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5225622057914734},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.502863347530365},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4539863169193268},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.45252105593681335},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4497251510620117},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4484800696372986},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42391306161880493},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3789738416671753},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3788270652294159},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3748190999031067},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13478970527648926},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07468271255493164}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7463452219963074},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5738551616668701},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5225622057914734},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.502863347530365},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4539863169193268},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.45252105593681335},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4497251510620117},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4484800696372986},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42391306161880493},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3789738416671753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3788270652294159},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3748190999031067},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13478970527648926},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07468271255493164},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[{"id":"https://openalex.org/G4365730249","display_name":null,"funder_award_id":"62104188","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2021994802","https://openalex.org/W2024122052","https://openalex.org/W2086880071","https://openalex.org/W2115786064","https://openalex.org/W2163433444","https://openalex.org/W2289252105","https://openalex.org/W2331783522","https://openalex.org/W2527492855","https://openalex.org/W2591601611","https://openalex.org/W2593564159","https://openalex.org/W2593882908","https://openalex.org/W2725092576","https://openalex.org/W2792893539","https://openalex.org/W2941971445","https://openalex.org/W3018105153","https://openalex.org/W3097323184","https://openalex.org/W3113359251","https://openalex.org/W3158164236"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W4249951793","https://openalex.org/W2789349722","https://openalex.org/W2170504327","https://openalex.org/W2766377030","https://openalex.org/W2102927888","https://openalex.org/W2326871975"],"abstract_inverted_index":{"With":[0],"the":[1,22,42,49,57,78,87,97,101,109,128,138,144],"explosive":[2],"growth":[3],"in":[4,11,137],"processing":[5],"and":[6,44,91],"data":[7,117],"storage":[8],"capability,":[9],"computing":[10,112],"memory":[12,23,43,110],"(CIM)":[13],"technology":[14,31],"is":[15],"considered":[16],"a":[17,26,63,83],"feasible":[18],"method":[19],"to":[20,69,111,120],"mitigate":[21],"wall.":[24],"Re-cently,":[25],"floating-gate":[27],"field-effect":[28],"transistor":[29],"(FGFET)":[30],"with":[32,143],"single-layer":[33],"MoS2":[34],"channel":[35],"was":[36],"proposed,":[37],"which":[38],"can":[39,106],"flexibly":[40],"transfer":[41,108],"logic":[45,113,140],"gate":[46],"by":[47,96],"setting":[48],"corresponding":[50],"voltage.":[51],"In":[52],"this":[53],"paper,":[54],"based":[55,126],"on":[56,127],"new":[58],"FGFETs":[59],"devices,":[60],"we":[61],"propose":[62],"hardware-efficient":[64],"reconfigurable":[65],"logic-in-memory":[66],"(LIM)":[67],"circuit":[68],"perform":[70],"neural":[71],"network":[72,130],"(NN)":[73],"computing.":[74],"We":[75],"first":[76],"represent":[77],"basic":[79],"FGFET":[80],"array":[81],"as":[82],"matrix":[84,98],"form.":[85],"Thereby,":[86],"adders,":[88],"multipliers,":[89],"registers,":[90],"PE":[92],"units":[93],"are":[94,118],"designed":[95],"function":[99],"of":[100,135],"arrays.":[102],"The":[103],"proposed":[104],"circuits":[105],"dynamically":[107],"online":[114],"when":[115],"fewer":[116],"required":[119],"be":[121],"stored.":[122],"A":[123],"theoretical":[124],"experiment":[125],"VGG16":[129],"exhibits":[131],"an":[132],"efficiency":[133],"increase":[134],"85.35%":[136],"same":[139],"area":[141],"compared":[142],"traditional":[145],"method.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
