{"id":"https://openalex.org/W4385187352","doi":"https://doi.org/10.1109/iscas46773.2023.10181405","title":"A 40nm 150 TOPS/W High Row-Parallel MRAM Compute-in-Memory Macro with Series 3T1MTJ Bitcell for MAC Operation","display_name":"A 40nm 150 TOPS/W High Row-Parallel MRAM Compute-in-Memory Macro with Series 3T1MTJ Bitcell for MAC Operation","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385187352","doi":"https://doi.org/10.1109/iscas46773.2023.10181405"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181405","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002653614","display_name":"Zizhao Ma","orcid":"https://orcid.org/0000-0002-2903-2108"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zizhao Ma","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045616429","display_name":"Xianwu Hu","orcid":"https://orcid.org/0000-0002-4564-127X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianwu Hu","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100673422","display_name":"Yihao Wang","orcid":"https://orcid.org/0000-0002-1251-117X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yihao Wang","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033023693","display_name":"Gan Wen","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gan Wen","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103242777","display_name":"Yufeng Xie","orcid":"https://orcid.org/0000-0002-6541-2925"},"institutions":[{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yufeng Xie","raw_affiliation_strings":["School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Fudan University,State Key Laboratory of ASIC and System,Shanghai,China,200433","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002653614"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":0.6686,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68376328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8662328720092773},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7273826003074646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6624393463134766},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5769551992416382},{"id":"https://openalex.org/keywords/tops","display_name":"TOPS","score":0.5629906058311462},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.5087130665779114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49880242347717285},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.48506465554237366},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4744366705417633},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4579242169857025},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.17250686883926392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1517166793346405},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09452542662620544},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0851738452911377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08480650186538696}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8662328720092773},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7273826003074646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6624393463134766},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5769551992416382},{"id":"https://openalex.org/C2777675136","wikidata":"https://www.wikidata.org/wiki/Q835642","display_name":"TOPS","level":3,"score":0.5629906058311462},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.5087130665779114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49880242347717285},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.48506465554237366},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4744366705417633},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4579242169857025},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.17250686883926392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1517166793346405},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09452542662620544},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0851738452911377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08480650186538696},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154815118","wikidata":"https://www.wikidata.org/wiki/Q453762","display_name":"Spinning","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181405","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181405","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2508602506","https://openalex.org/W3127994335","https://openalex.org/W3138828421","https://openalex.org/W3207552913","https://openalex.org/W3209341468","https://openalex.org/W4200109300","https://openalex.org/W4205230840","https://openalex.org/W6803683792"],"related_works":["https://openalex.org/W2460732558","https://openalex.org/W2117014006","https://openalex.org/W4233815414","https://openalex.org/W2912956128","https://openalex.org/W2992516105","https://openalex.org/W2372170743","https://openalex.org/W1558545464","https://openalex.org/W1517776641","https://openalex.org/W2242574529","https://openalex.org/W1572523360"],"abstract_inverted_index":{"Non-volatile":[0],"Compute-in-Memory":[1],"(CIM),":[2],"especially":[3],"high-speed":[4,66],"MRAM":[5,37],"CIM,":[6],"promises":[7],"to":[8],"be":[9],"a":[10,50,65],"solution":[11],"of":[12,36,75],"\u201cMemory":[13],"Wall\u201d":[14],"problem":[15],"in":[16],"power-sensitive":[17],"artificial":[18],"intelligence":[19],"edge":[20],"devices.":[21],"However,":[22],"the":[23,31,47],"low":[24,27],"resistance":[25],"and":[26,34,59,91],"on/off":[28],"ratio":[29],"limit":[30],"row":[32],"parallelism":[33],"efficiency":[35,86],"CIM":[38,54],"macros.":[39],"To":[40],"overcome":[41],"these":[42],"challenges,":[43],"this":[44],"work":[45],"proposes":[46],"following:":[48],"1)":[49],"series":[51],"3T1MTJ":[52],"bit-cell":[53],"architecture;":[55],"2)":[56],"an":[57],"input-aware":[58],"self-generated":[60],"dynamic":[61],"reference":[62],"array;":[63],"3)":[64],"readout":[67],"pipeline":[68],"circuit.":[69],"The":[70],"proposed":[71],"macro":[72],"eliminates":[73],"errors":[74],"high":[76],"Row-Parallel":[77],"multiply-and-accumulate":[78],"(MAC)":[79],"operation":[80],"with":[81],"150":[82],"TOPS/W":[83],"peak":[84],"energy":[85],"simulated":[87],"using":[88],"40nm":[89],"process":[90],"STT-MTJ.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}