{"id":"https://openalex.org/W4385187348","doi":"https://doi.org/10.1109/iscas46773.2023.10181402","title":"FPCIM: A Fully-Parallel Robust ReRAM CIM Processor for Edge AI Devices","display_name":"FPCIM: A Fully-Parallel Robust ReRAM CIM Processor for Edge AI Devices","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385187348","doi":"https://doi.org/10.1109/iscas46773.2023.10181402"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102699213","display_name":"Yan-Cheng Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yan-Cheng Guo","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108852477","display_name":"Wei-Tien Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Tien Lin","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024381546","display_name":"Tuo\u2010Hung Hou","orcid":"https://orcid.org/0000-0002-9686-7076"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tuo-Hung Hou","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067793643","display_name":"Tian\u2010Sheuan Chang","orcid":"https://orcid.org/0000-0002-0561-8745"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tian-Sheuan Chang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7461384534835815},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7275753021240234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5579022169113159},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.5418956279754639},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.45840340852737427},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4573991894721985},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4551718831062317},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4509049952030182},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4099440574645996},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3841508626937866},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.35346025228500366},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32050904631614685},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18889108300209045},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1794392466545105},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13621604442596436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08891302347183228}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7461384534835815},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7275753021240234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5579022169113159},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.5418956279754639},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.45840340852737427},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4573991894721985},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4551718831062317},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4509049952030182},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4099440574645996},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3841508626937866},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.35346025228500366},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32050904631614685},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18889108300209045},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1794392466545105},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13621604442596436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08891302347183228},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2618530766","https://openalex.org/W2946522000","https://openalex.org/W3015980402","https://openalex.org/W3092585568","https://openalex.org/W3111367661","https://openalex.org/W3134195144","https://openalex.org/W3208067593","https://openalex.org/W4220882094","https://openalex.org/W4221039638","https://openalex.org/W4234212765","https://openalex.org/W4280508307","https://openalex.org/W6637373629"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W2952918855","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4381388454"],"abstract_inverted_index":{"Computing-in-memory":[0],"(CIM)":[1],"is":[2,97,135],"popular":[3],"for":[4,54],"deep":[5,55],"learning":[6],"due":[7,40],"to":[8,14,41,70,87,105,137],"its":[9],"high":[10],"energy":[11,126],"efficiency":[12,127],"owing":[13],"massive":[15],"parallelism":[16,30],"and":[17,74,83],"low":[18],"data":[19],"movement.":[20],"However,":[21],"current":[22],"ReRAM":[23],"based":[24],"CIM":[25,34,52],"designs":[26],"only":[27,93],"use":[28],"partial":[29],"since":[31],"fully":[32],"parallel":[33],"could":[35],"suffer":[36],"lower":[37],"model":[38],"accuracy":[39,90],"severe":[42],"nonideal":[43,76],"effects.":[44],"This":[45,95],"paper":[46],"proposes":[47],"a":[48,65,100,123],"robust":[49],"fully-parallel":[50,62],"ReRAM-based":[51],"processor":[53],"learning.":[56],"The":[57,119],"proposed":[58],"design":[59,86,96],"exploits":[60],"the":[61,89],"computation":[63],"of":[64],"<tex":[66],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[67],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1024\\mathrm{x}1024$</tex>":[68],"array":[69],"achieve":[71],"110.59":[72],"TOPS":[73],"reduces":[75],"effects":[77],"with":[78,92,99,130],"in-ReRAM":[79],"computing":[80],"(IRC)":[81],"training":[82],"hybrid":[84,116],"digital/IRC":[85,117],"minimize":[88],"loss":[91],"1.55%.":[94],"programmable":[98],"compact":[101],"CIM-oriented":[102],"instruction":[103],"set":[104],"support":[106],"various":[107],"2-D":[108],"convolution":[109],"neural":[110],"networks":[111],"(NN)":[112],"as":[113,115],"well":[114],"designs.":[118,139],"final":[120],"implementation":[121],"achieves":[122],"2740.41":[124],"TOPS/W":[125],"at":[128],"125MHz":[129],"TSMC":[131],"40nm":[132],"technology,":[133],"which":[134],"superior":[136],"previous":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}