{"id":"https://openalex.org/W4384947628","doi":"https://doi.org/10.1109/iscas46773.2023.10181344","title":"Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs","display_name":"Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4384947628","doi":"https://doi.org/10.1109/iscas46773.2023.10181344"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076369343","display_name":"Jun-Sheng Ng","orcid":"https://orcid.org/0000-0001-6933-9799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Jun-Sheng Ng","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101465485","display_name":"Juncheng Chen","orcid":"https://orcid.org/0000-0001-8047-0691"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Juncheng Chen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104206224","display_name":"Si Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Si Wu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065540580","display_name":"Nay Aung Kyaw","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Nay Aung Kyaw","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","Zero-Error Systems Pte Ltd, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Zero-Error Systems Pte Ltd, Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049506273","display_name":"Zhiping Lin","orcid":"https://orcid.org/0000-0002-1587-1226"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Zhiping Lin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University,Singapore,639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5076369343"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.8859,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78841466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sync","display_name":"sync","score":0.7081279754638672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5905133485794067},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5344129800796509},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5234129428863525},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4794713258743286},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4542856216430664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3313859701156616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3097788989543915},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17200049757957458},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.10865247249603271},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06616929173469543}],"concepts":[{"id":"https://openalex.org/C3913047","wikidata":"https://www.wikidata.org/wiki/Q1956265","display_name":"sync","level":3,"score":0.7081279754638672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5905133485794067},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5344129800796509},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5234129428863525},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4794713258743286},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4542856216430664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3313859701156616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3097788989543915},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17200049757957458},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.10865247249603271},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06616929173469543},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181344","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181344","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1980009100","https://openalex.org/W1984961420","https://openalex.org/W2053832511","https://openalex.org/W2077965840","https://openalex.org/W2107377972","https://openalex.org/W2115070927","https://openalex.org/W2132106522","https://openalex.org/W2138343965","https://openalex.org/W2487142227","https://openalex.org/W2758349709","https://openalex.org/W2885630459","https://openalex.org/W3008936728","https://openalex.org/W3090520061","https://openalex.org/W3151798437","https://openalex.org/W3157571210","https://openalex.org/W3157916761","https://openalex.org/W4285110201","https://openalex.org/W4312853588"],"related_works":["https://openalex.org/W2063547430","https://openalex.org/W2524993630","https://openalex.org/W2607244263","https://openalex.org/W2234430299","https://openalex.org/W1831690014","https://openalex.org/W1561022130","https://openalex.org/W1878822803","https://openalex.org/W1995263003","https://openalex.org/W2222580448","https://openalex.org/W4206700937"],"abstract_inverted_index":{"We":[0,23,83],"present":[1],"a":[2],"side-channel":[3],"attack":[4],"(SCA)":[5],"resistant":[6],"asynchronous-logic":[7],"(async-logic)":[8],"AES":[9,36,42,71,93,115,141,154],"accelerator":[10,37,43,94,116,142],"that":[11,111],"integrates":[12],"synchronous-logic":[13],"(sync-logic)":[14],"Block":[15],"RAMs":[16],"(BRAMs)":[17],"in":[18,33,99],"FPGA":[19,47,60],"as":[20],"the":[21,26,45,50,56,68,75,86,138,151],"Substitution-Box.":[22],"successfully":[24],"identify":[25],"timing":[27],"requirements":[28],"to":[29,67,137,150],"integrate":[30],"sync-logic":[31,140],"BRAMs":[32],"our":[34,40,90,107,112],"async-logic":[35,70,92,114,153],"and":[38,102,143],"validate":[39],"proposed":[41,91,113],"on":[44,59,106],"Sakura-X":[46],"board.":[48],"With":[49],"integration":[51],"of":[52,89],"BRAMs,":[53],"we":[54,109],"improve":[55],"resource":[57],"utilization":[58],"by":[61,78],"<tex":[62,79,131,144],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[63,80,132,145],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.6\\times$</tex>":[64],"when":[65,135,148],"compared":[66,136,149],"state-of-the-art":[69,152],"accelerator,":[72],"while":[73],"reducing":[74],"power":[76],"overhead":[77],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.4\\times$</tex>":[81],".":[82],"comprehensively":[84],"evaluate":[85],"SCA":[87,121],"resistance":[88],"with":[95,122],"11":[96],"attacking":[97],"models":[98],"both":[100],"time":[101],"frequency":[103],"domains.":[104],"Based":[105],"evaluations,":[108],"show":[110],"is":[117,128],"highly":[118],"secure":[119],"against":[120],"30":[123],"million":[124],"EM":[125],"traces.":[126],"This":[127],"more":[129],"than":[130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$6000\\times$</tex>":[133],"improvement":[134,147],"benchmark":[139],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1.5\\times$</tex>":[146],"accelerator.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}