{"id":"https://openalex.org/W4385080211","doi":"https://doi.org/10.1109/iscas46773.2023.10181330","title":"AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration","display_name":"AsteRISC: A Size-Optimized RISC-V Core for Design Space Exploration","publication_year":2023,"publication_date":"2023-05-21","ids":{"openalex":"https://openalex.org/W4385080211","doi":"https://doi.org/10.1109/iscas46773.2023.10181330"},"language":"en","primary_location":{"id":"doi:10.1109/iscas46773.2023.10181330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092519490","display_name":"Jonathan Saussereau","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jonathan Saussereau","raw_affiliation_strings":["Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000320277","display_name":"Camille Leroux","orcid":"https://orcid.org/0000-0002-4984-3485"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Camille Leroux","raw_affiliation_strings":["Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109586805","display_name":"Jean-Baptiste B\u00e9gueret","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Baptiste Begueret","raw_affiliation_strings":["Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031142198","display_name":"Christophe J\u00e9go","orcid":"https://orcid.org/0000-0001-5964-6277"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Jego","raw_affiliation_strings":["Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universite de Bordeaux, Bordeaux INP,Laboratoire IMS,France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"Laboratoire IMS, Universite de Bordeaux, Bordeaux INP, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.595,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.89612167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.84593665599823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388196587562561},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7147520780563354},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6875956058502197},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6781539916992188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6440396904945374},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5774635076522827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5537699460983276},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5337413549423218},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5301842093467712},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5041176080703735},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4949268698692322},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4406709372997284},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4248467683792114},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.41178661584854126},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3304346799850464},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26278215646743774},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23361995816230774},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17932987213134766},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07676512002944946}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.84593665599823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388196587562561},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7147520780563354},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6875956058502197},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6781539916992188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6440396904945374},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5774635076522827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5537699460983276},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5337413549423218},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5301842093467712},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5041176080703735},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4949268698692322},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4406709372997284},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4248467683792114},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.41178661584854126},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3304346799850464},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26278215646743774},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23361995816230774},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17932987213134766},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07676512002944946},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas46773.2023.10181330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas46773.2023.10181330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2004340162","https://openalex.org/W2016889342","https://openalex.org/W2916672784","https://openalex.org/W2956501515","https://openalex.org/W3017745964","https://openalex.org/W3159032828"],"related_works":["https://openalex.org/W2349761828","https://openalex.org/W2159182073","https://openalex.org/W2143904576","https://openalex.org/W2133327042","https://openalex.org/W2811290777","https://openalex.org/W4385080211","https://openalex.org/W39695077","https://openalex.org/W2313103701","https://openalex.org/W2542473914","https://openalex.org/W2076481932"],"abstract_inverted_index":{"The":[0],"RISC-V":[1,24],"open":[2],"source":[3],"instruction":[4],"set":[5],"architecture":[6,26],"is":[7],"a":[8,22,28],"promising":[9],"solution":[10],"for":[11],"applications":[12],"related":[13],"to":[14,37,58,61],"low":[15],"power":[16,50],"embedded":[17],"systems.":[18],"This":[19,52],"paper":[20],"presents":[21],"configurable":[23],"processor":[25,57],"providing":[27],"compromise":[29],"between":[30],"the":[31,41,45,49,56],"number":[32],"of":[33],"clock":[34],"cycles":[35],"required":[36],"execute":[38],"an":[39],"instruction,":[40],"maximum":[42],"operating":[43],"frequency,":[44],"resource":[46],"utilization":[47],"and":[48],"consumption.":[51],"architectural":[53],"flexibility":[54],"enables":[55],"be":[59],"adapted":[60],"fit":[62],"application":[63],"constraints,":[64],"on":[65],"either":[66],"FPGA":[67],"or":[68],"ASIC":[69],"targets.":[70]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}