{"id":"https://openalex.org/W3089967312","doi":"https://doi.org/10.1109/iscas45731.2020.9181279","title":"Flexible Memory, Bit-Passing and Mixed Logic/Memory Operation of two Intercoupled FeFET Arrays","display_name":"Flexible Memory, Bit-Passing and Mixed Logic/Memory Operation of two Intercoupled FeFET Arrays","publication_year":2020,"publication_date":"2020-09-29","ids":{"openalex":"https://openalex.org/W3089967312","doi":"https://doi.org/10.1109/iscas45731.2020.9181279","mag":"3089967312"},"language":"en","primary_location":{"id":"doi:10.1109/iscas45731.2020.9181279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073057925","display_name":"Evelyn T. Breyer","orcid":"https://orcid.org/0000-0001-7355-4395"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Evelyn T. Breyer","raw_affiliation_strings":["NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013521911","display_name":"Halid Mulaosmanovic","orcid":"https://orcid.org/0000-0001-9524-5112"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Halid Mulaosmanovic","raw_affiliation_strings":["NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072907754","display_name":"Stefan Slesazeck","orcid":"https://orcid.org/0000-0002-0414-0321"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Slesazeck","raw_affiliation_strings":["NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003850300","display_name":"Thomas Mikolajick","orcid":"https://orcid.org/0000-0003-3814-0378"},"institutions":[{"id":"https://openalex.org/I4210122489","display_name":"NaMLab (Germany)","ror":"https://ror.org/028070c57","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122489","https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Mikolajick","raw_affiliation_strings":["NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany; Nanoelectronic Materials, Technische Universit&#x00E4;t Dresden, 01069 Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"NaMLab gGmbH, N&#x00F6;thnitzer Stra&#x00DF;e 64a, 01187 Dresden, Germany; Nanoelectronic Materials, Technische Universit&#x00E4;t Dresden, 01069 Dresden, Germany","institution_ids":["https://openalex.org/I4210122489"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073057925"],"corresponding_institution_ids":["https://openalex.org/I4210122489"],"apc_list":null,"apc_paid":null,"fwci":0.411,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61580514,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"20","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6587873697280884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6167009472846985},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5492879152297974},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5062857866287231},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.467376172542572},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46292707324028015},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4353174865245819},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.43349263072013855},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.42399269342422485},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.41640955209732056},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4141286015510559},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37989094853401184},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3340497314929962},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3218982517719269},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.31002241373062134},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2746735215187073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.256508469581604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2444663941860199},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16978055238723755},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.12053200602531433},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08800768852233887}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6587873697280884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6167009472846985},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5492879152297974},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5062857866287231},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.467376172542572},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46292707324028015},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4353174865245819},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.43349263072013855},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.42399269342422485},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.41640955209732056},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4141286015510559},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37989094853401184},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3340497314929962},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3218982517719269},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.31002241373062134},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2746735215187073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.256508469581604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2444663941860199},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16978055238723755},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.12053200602531433},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08800768852233887}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas45731.2020.9181279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas45731.2020.9181279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1595739164","https://openalex.org/W1964773927","https://openalex.org/W1987850127","https://openalex.org/W2022691368","https://openalex.org/W2124081936","https://openalex.org/W2148554317","https://openalex.org/W2295332391","https://openalex.org/W2332425215","https://openalex.org/W2358575777","https://openalex.org/W2537444166","https://openalex.org/W2568885332","https://openalex.org/W2744312841","https://openalex.org/W2756407258","https://openalex.org/W2786159202","https://openalex.org/W2787573708","https://openalex.org/W2799942529","https://openalex.org/W2802068255","https://openalex.org/W2989523235","https://openalex.org/W3002726188","https://openalex.org/W6697526327"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2096750766","https://openalex.org/W2539423522","https://openalex.org/W1983370375","https://openalex.org/W1504140885","https://openalex.org/W2140883167","https://openalex.org/W2497933242","https://openalex.org/W2045384631","https://openalex.org/W1908137878","https://openalex.org/W2774143721"],"abstract_inverted_index":{"Recently,":[0],"memory":[1,83,96,117,129,136],"and":[2,107,135],"logic":[3,24,33,58,110,134],"were":[4],"brought":[5],"into":[6],"closer":[7],"vicinity":[8],"by":[9],"introducing":[10],"Logic-in-Memory":[11],"circuits":[12],"based":[13,158],"on":[14,159],"ferroelectric":[15,28],"FETs":[16],"(FeFET),":[17],"where":[18],"the":[19,54,66,69,103,115,124,127,133,142,168,171],"FeFET":[20,155],"not":[21],"only":[22],"stores":[23],"values":[25],"in":[26,112,123],"its":[27],"layer,":[29],"but":[30],"also":[31],"performs":[32],"operations":[34],"of":[35,63,68,100,114,126,138,152,170],"externally":[36],"applied":[37],"inputs":[38],"with":[39],"these":[40,49,139],"internally":[41],"stored":[42,122],"values.":[43],"As":[44],"one":[45],"reason":[46],"for":[47,85],"using":[48],"structures":[50,157],"is":[51,121],"to":[52,79],"overcome":[53],"von-Neumann":[55],"bottleneck,":[56],"their":[57],"readout":[59],"gained":[60],"a":[61,98,109,146],"lot":[62],"attention,":[64],"while":[65],"storage":[67],"calculated":[70],"outputs":[71],"was":[72],"neglected.":[73],"In":[74],"this":[75,86],"paper,":[76],"we":[77,144],"propose":[78],"utilize":[80],"two":[81],"intercoupled":[82],"arrays":[84],"purpose.":[87],"Between":[88],"these,":[89],"three":[90],"operation":[91,111,148],"modes":[92],"are":[93],"possible:":[94],"pure":[95],"operation,":[97],"passing":[99],"bits":[101],"through":[102],"structure":[104],"(logic":[105],"mode),":[106],"conducting":[108],"cells":[113,125],"first":[116],"array,":[118,130],"whose":[119],"result":[120],"second":[128],"directly":[131],"combining":[132],"capability":[137],"structures.":[140],"For":[141],"latter,":[143],"suggest":[145],"suitable":[147],"scheme.":[149],"Electrical":[150],"measurements":[151],"28nm":[153],"HKMG":[154],"test":[156],"hafnium":[160],"oxide":[161],"(HfO":[162],"<sub":[163],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[164],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sub>":[165],")":[166],"confirm":[167],"feasibility":[169],"proposed":[172],"logic/memory":[173],"mixed":[174],"mode.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}